

# N- AND P-CHANNEL ENHANCEMENT MODE POWER MOSFET

## MTC4503Q8G

### Description

The MTC4503Q8G consists of a N-channel and a P-channel enhancement-mode MOSFET in a single SOP-8 package, providing the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SOP-8 package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.


### Features

- Simple drive requirement
- Low on-resistance
- Fast switching speed
- Pb-free package


### Applications

- Power management in notebook computer, portable equipment and battery powered systems.

### Equivalent Circuit



### Outline





**Absolute Maximum Ratings (Ta=25°C)**

Parameter	Symbol	Limits		Unit
		N-channel	P-channel	
Drain-Source Breakdown Voltage	BVDSS	30	-30	V
Gate-Source Voltage	VGS	±20	±20	V
Continuous Drain Current @TA=25 °C (Note 1)	ID	6.9	-6.3	A
Continuous Drain Current @TA=70 °C (Note 1)	ID	5.5	-5.0	A
Pulsed Drain Current (Note 2)	IDM	30	-30	A
Single Avalanche Current	IAS	6.9	-6.3	A
Total Power Dissipation @TA=25°C (Note 1)	Pd	2		W
Linear Derating Factor		0.016		W / °C
Operating Junction and Storage Temperature Range	Tj; Tstg	-55~+150		°C
Thermal Resistance, Junction-to-Case	RθJC	25		°C/W
Thermal Resistance, Junction-to-Ambient (Note 1)	RθJA	62.5		°C/W

Note : 1.Surface mounted on 1 in<sup>2</sup> copper pad of FR-4 board, 135°C/W when mounted on minimum copper pad  
 2.Pulse width limited by maximum junction temperature

**N-Channel Electrical Characteristics (Tj=25°C, unless otherwise specified)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
BVDSS	30	-	-	V	VGS=0, ID=250µA
ΔBVDSS/ΔTj	-	0.005	-	V/°C	Reference to 25°C, ID=1mA
VGS(th)	1.0	-	3.0	V	VDS=VGS, ID=250µA
IGSS	-	-	±100	nA	VGS=±20V, VDS=0
IDSS	-	-	1	µA	VDS=30V, VGS=0
IDSS	-	-	25	µA	VDS=24V, VGS=0, Tj=70°C
*RDS(ON)	-	-	28	mΩ	ID=6A, VGS=10V
	-	-	42		ID=4A, VGS=4.5V
*GFS	-	5.7	-	S	VDS=10V, ID=6A
<b>Dynamic</b>					
Ciss	-	610	970	pF	VDS=25V, VGS=0, f=1MHz
Coss	-	160	-		
Crss	-	120	-		
*td(ON)	-	8	-	ns	VDS=15V, ID=1A, VGS=10V, RG=3.3Ω, RD=15Ω
*tr	-	7	-		
*td(OFF)	-	19	-		
*tf	-	6	-		
*Qg	-	9	15	nC	VDS=24V, ID=6A, VGS=4.5V
*Qgs	-	2	-		
*Qgd	-	6	-		
<b>Body Diode</b>					
*VF(S-D)	-	0.88	1.2	V	VGS=0V, IF=6.9A
*trr	-	18	-	ns	IF=6.9A, VGS=0V, dI/dt=100A/µs
*Qrr	-	11	-	nC	

\*Pulse Test : Pulse Width ≤300µs, Duty Cycle ≤2%



**P-Channel Electrical Characteristics** (Tj=25°C, unless otherwise specified)


Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
BV <sub>DSS</sub>	-30	-	-	V	V <sub>GS</sub> =0, I <sub>D</sub> =-250μA
ΔBV <sub>DSS</sub> /ΔT <sub>j</sub>	-	-0.004	-	V/°C	Reference to 25°C, I <sub>D</sub> =-1mA
V <sub>GS(th)</sub>	-1.0	-	-3.0	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA
I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0
I <sub>DSS</sub>	-	-	-1	μA	V <sub>DS</sub> =-30V, V <sub>GS</sub> =0
I <sub>DSS</sub>	-	-	-25	μA	V <sub>DS</sub> =-24V, V <sub>GS</sub> =0, T <sub>j</sub> =70°C
*R <sub>DS(ON)</sub>	-	-	36	mΩ	I <sub>D</sub> =-6A, V <sub>GS</sub> =-10V
	-	-	55		I <sub>D</sub> =-4A, V <sub>GS</sub> =-4.5V
*G <sub>FS</sub>	-	5.8	-	S	V <sub>DS</sub> =-10V, I <sub>D</sub> =-6A
<b>Dynamic</b>					
C <sub>iSS</sub>	-	960	1540	pF	V <sub>DS</sub> =-25V, V <sub>GS</sub> =0, f=1MHz
C <sub>oSS</sub>	-	300	-		
C <sub>rSS</sub>	-	220	-		
*t <sub>d(ON)</sub>	-	12	-	ns	V <sub>DS</sub> =-15V, I <sub>D</sub> =-1A, V <sub>GS</sub> =-10V, R <sub>G</sub> =3.3Ω, R <sub>D</sub> =15Ω
*t <sub>r</sub>	-	8	-	ns	
*t <sub>d(OFF)</sub>	-	42	-	ns	
*t <sub>f</sub>	-	34	-	ns	
*Q <sub>g</sub>	-	15	24	nC	V <sub>DS</sub> =-24V, I <sub>D</sub> =-6A, V <sub>GS</sub> =-4.5V
*Q <sub>gs</sub>	-	3	-	nC	
*Q <sub>gd</sub>	-	9	-	nC	
<b>Body Diode</b>					
*V <sub>F(S-D)</sub>	-	0.89	1.2	V	V <sub>GS</sub> =0V, I <sub>F</sub> =6.3A
*t <sub>rr</sub>	-	24	-	ns	I <sub>F</sub> =6.3A, V <sub>GS</sub> =0V, dI/dt=100A/μs
*Q <sub>rr</sub>	-	18	-	nC	

\*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%


**Ordering Information**

Device	Package	Shipping	Marking
MTC4503Q8G	SOP-8 (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel	4503SS


**N-channel Characteristic Curves**




**Fig 1. Typical Output Characteristics**




**Fig 2. Typical Output Characteristics**




**Fig 3. On-Resistance v.s. Gate Voltage**



**Fig 4. Normalized On-Resistance v.s. Junction Temperature**




**Fig 5. Forward Characteristics of Reverse Diode**




**Fig 6. Gate Threshold Voltage v.s. Junction Temperature**


**N-channel Characteristic Curves(Cont.)**




**Fig 7. Gate Charge Characteristics**




**Fig 8. Typical Capacitance Characteristics**




**Fig 9. Maximum Safe Operating Area**



**Fig 10. Effective Transient Thermal Impedance**




**Fig 11. Switching Time Waveform**




**Fig 12. Gate Charge Waveform**


**P-channel Characteristic Curves**




**Fig 1. Typical Output Characteristics**




**Fig 2. Typical Output Characteristics**




**Fig 3. On-Resistance v.s. Gate Voltage**



**Fig 4. Normalized On-Resistance v.s. Junction Temperature**




**Fig 5. Forward Characteristics of Reverse Diode**




**Fig 6. Gate Threshold Voltage v.s. Junction Temperature**


**P-channel Characteristic Curves(Cont.)**




**Fig 7. Gate Charge Characteristics**




**Fig 8. Typical Capacitance Characteristics**




**Fig 9. Maximum Safe Operating Area**



**Fig 10. Effective Transient Thermal Impedance**




**Fig 11. Switching Time Waveform**




**Fig 12. Gate Charge Waveform**

**Reel Dimension**



**Carrier Tape Dimension**






**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


**Recommended temperature profile for IR reflow**



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T <sub>smax</sub> to T <sub>p</sub> )	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T <sub>s min</sub> )	100°C	150°C
-Temperature Max(T <sub>s max</sub> )	150°C	200°C
-Time(t <sub>s min</sub> to t <sub>s max</sub> )	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T <sub>L</sub> )	183°C	217°C
- Time (t <sub>L</sub> )	60-150 seconds	60-150 seconds
Peak Temperature(T <sub>P</sub> )	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

**SOP-8 Dimension**



\*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1909	0.2007	4.85	5.10	I	0.0019	0.0078	0.05	0.20
B	0.1515	0.1555	3.85	3.95	J	0.0118	0.0275	0.30	0.70
C	0.2283	0.2441	5.80	6.20	K	0.0074	0.0098	0.19	0.25
D	0.0480	0.0519	1.22	1.32	L	0.0145	0.0204	0.37	0.52
E	0.0145	0.0185	0.37	0.47	M	0.0118	0.0197	0.30	0.50
F	0.1472	0.1527	3.74	3.88	N	0.0031	0.0051	0.08	0.13
G	0.0570	0.0649	1.45	1.65	O	0.0000	0.0059	0.00	0.15
H	0.1889	0.2007	4.80	5.10					

- Notes: 1. Controlling dimension: millimeters.  
 2. Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3. If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.