TMOS E-FET™ Power Field Effect Transistor DPAK for Surface Mount

N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

Features

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperature
- Pb-Free Package is Available

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

THE STATE OF THE S				
Parameter	Symbol	Value	Unit	
Drain-to-Source Voltage	V_{DSS}	100	Vdc	
Drain-to-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V_{DGR}	100	Vdc	
	V_{GS}	±15 ±20	Vdc Vpk	
$ \begin{array}{c c} \text{Drain Current} & -\text{ Continuous} \\ & -\text{ Continuous } @ \ 100^{\circ}\text{C} \\ & -\text{ Single Pulse } \ (t_{p} \leq 10 \ \mu\text{s}) \\ \end{array} $	I _D I _{DM}	10 6.0 35	Adc Apk	
Total Power Dissipation @ T _C = 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C (Note 2)	P _D	40 0.32 1.75	W W/°C W	
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C	
Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ($V_{DD} = 25$ Vdc, $V_{GS} = 5.0$ Vdc, $I_L = 10$ Apk, $L = 1.0$ mH, $R_G = 25$ Ω)	E _{AS}	50	mJ	
Thermal Resistance - Junction-to-Case - Junction-to-Ambient (Note 1) - Junction-to-Ambient (Note 2)	$R_{ heta JC} \ R_{ heta JA} \ R_{ heta JA}$	3.13 100 71.4	°C/W	
Maximum Temperature for Soldering Purposes, 1/8" from case for 10 sec	TL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- When surface mounted to an FR4 board using minimum recommended pad size.
- 2. When surface mounted to an FR4 board using 0.5 sq in pad size.




ON Semiconductor®


http://onsemi.com

V _{DSS}	R _{DS(ON)} TYP	I _D MAX
100 V	0.22 Ω	10 A

N-Channel



MARKING DIAGRAM & PIN ASSIGNMENTS



10N10EL = Device Code Y = Year WW = Work Week G = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
MTD10N10ELT4	DPAK	2500 Tape & Reel
MTD10N10ELT4G	DPAK (Pb-Free)	2500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage		V _{(BR)DSS}				Vdc
$(V_{GS} = 0 \text{ Vdc, } I_D = 0.25 \text{ mAdc)}$ Temperature Coefficient (Positive)		. ,	100	- 115	_ _	mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 100 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		I _{DSS}	- -	- -	10 100	μAdc
Gate-Body Leakage Current (V _{GS}	= ± 15 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	_	_	100	nAdc
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficient (Negative)		V _{GS(th)}	1.0	1.45 4.0	2.0	Vdc mV/°C
Static Drain-to-Source On-Resista	ance (V _{GS} = 5.0 Vdc, I _D = 5.0 Adc)	R _{DS(on)}	-	0.17	0.22	Ω
Drain-to-Source On-Voltage ($V_{GS} = 5.0 \text{ Vdc}$, $I_D = 10 \text{ Adc}$) ($V_{GS} = 5.0 \text{ Vdc}$, $I_D = 5.0 \text{ Adc}$, $T_J = 125^{\circ}\text{C}$)		V _{DS(on)}	_ _	1.85 -	2.6 2.3	Vdc
Forward Transconductance (V _{DS} =	9FS	2.5	7.9	-	mhos	
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	741	1040	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{oss}	-	175	250	
Reverse Transfer Capacitance		C _{rss}	-	18.9	40	
SWITCHING CHARACTERISTICS	(Note 4)					
Turn-On Delay Time		$t_{d(on)}$	-	11	20	ns
Rise Time	$(V_{DD} = 50 \text{ Vdc}, I_{D} = 10 \text{ Adc},$	t _r	_	74	150	
Turn-Off Delay Time	$V_{GS} = 5.0 \text{ Vdc}, R_{G} = 9.1 \Omega$	t _{d(off)}	_	17	30	
Fall Time		t _f	-	38	80	
Gate Charge (See Figure 8)		Q _T	-	9.3	15	nC
	(V _{DS} = 80 Vdc, I _D = 10 Adc,	Q ₁	-	2.56	-	1
	$V_{GS} = 5.0 \text{ Vdc}$	Q ₂	-	4.4	-	
		Q ₃	_	4.66	-	
SOURCE-DRAIN DIODE CHARAC	CTERISTICS					
Forward On–Voltage (Note 3)	$(I_S = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V_{SD}	- -	0.98 0.898	1.6 -	Vdc
Reverse Recovery Time (See Figure 14)	$(I_S = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A/}\mu\text{s})$	t _{rr}	-	124.7	-	ns
		ta	_	86	-	
		t _b	_	38.7	-	
Reverse Recovery Stored Charge		Q _{RR}	_	0.539	-	μС
INTERNAL PACKAGE INDUCTAN	CE					
Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)		L _D	_	4.5	_	nH
Internal Source Inductance (Measured from the source lead	L _S	-	7.5	_	nH	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain—gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_{G(AV)}$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn—on and turn—off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$

 $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$

The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.





Figure 7. Capacitance Variation






Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA


The Forward Biased Safe Operating Area curves define the maximum simultaneous drain—to—source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance—General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time ($t_p t_f$) do not exceed 10 μs . In addition the total power averaged over a complete switching cycle must not exceed ($T_{J(MAX)} - T_C$)/($R_{\theta JC}$).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_{D}), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_{D} can safely be assumed to equal the values indicated.

SAFE OPERATING AREA






Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

PACKAGE DIMENSIONS

DPAK CASE 369C-01 ISSUE O



NOTES:


- DIMENSIONING AND TOLERANCING
 PER ANSI Y14.5M. 1982.
- 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.180 BSC		4.58 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.090 BSC		2.29 BSC	
R	0.180	0.215	4.57	5.45
S	0.025	0.040	0.63	1.01
U	0.020		0.51	
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

STYLE 2: PIN 1. GATE

2. DRAIN 3. SOURCE

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

E-FET is a trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative