Designer's Data Sheet

Power Field Effect Transistors

N-Channel Enhancement Mode Silicon Gate DPAK for Surface Mount or Insertion Mount

These TMOS Power FETs are designed for high speed, low loss power switching applications such as switching regulators, converters, solenoid and relay drivers.

- · Silicon Gate for Fast Switching Speeds
- Low R_{DS(on)} 0.4 Ω max
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement VGS(th) = 4 V max
- Surface Mount Package on 16 mm Tape
- Available With Long Leads, Add -1 Suffix

MAXIMUM RATINGS

Rating	Symbol	MTD5N05	MTD5N06	Unit
Drain-Source Voltage	V _{DSS}	50	60	Vdc
Drain-Gate Voltage (RGS = 1 M Ω)	V _{DGR}	50	60	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \le 50 \ \mu s$)	V _{GS} V _{GSM}	± 20 ± 40		Vdc Vpk
Drain Current — Continuous — Pulsed	I _D M	5 14		Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	20 0.16		Watts W/°C
Total Power Dissipation @ T _A = 25°C Derate above 25°C	PD	1.25 0.01		Watts W/°C
Total Power Dissipation @ T _A = 25°C (1) Derate above 25°C	PD	1 75 0.014		Watts W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	- 65 to + 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	6.25	°C/W
— Junction to Ambient — Junction to Ambient (1)	$R_{\theta JA}$	100 71.4	°C/W

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage $(V_{GS} = 0, I_D = 0.25 \text{ mA})$	MTD5N05 MTD5N06	V(BR)DSS	50 60	_	Vdc
Zero Gate Voltage Drain Current (VDS = 0.8 Rated VDSS, VGS = 0) TJ = 125°C		IDSS	_	0.2 1	mAdc

(1) These ratings are applicable when surface mounted on the minimum pad size recommended

(continued)

TMOS

DO

MTD5N05 MTD5N06

TMOS POWER FETS
5 AMPERES
RDS(on) = 0.4 OHM
50 and 60 VOLTS




ELECTRICAL CHARACTERISTICS — continued (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit		
FF CHARACTERISTICS — continued							
Gate-Body Leakage Current, Forward (VGSF = 20 Vdc, VDS = 0)		GSSF	-	100	nAdc		
Gate-Body Leakage Current, Revers	se (V _{GSR} = 20 Vdc, V _{DS} = 0)	IGSSR		100	nAdc		
N CHARACTERISTICS*							
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 1 mA) T _J = 100°C		VGS(th)	2 1.5	4.5 4	Vdc		
Static Drain-Source On-Resistance	(V _{GS} = 10 Vdc, I _D = 2 5 Adc)	RDS(on)	-	0.4	Ohm		
Drain-Source On-Voltage (VGS = 10 V) (ID = 5 Adc) (ID = 2.5 Adc, TJ = 100°C)		V _{DS(on)}		2.4 2	Vdc		
Forward Transconductance (Vps = 15 V, Ip = 2.5 A)		9FS	1		mhos		
YNAMIC CHARACTERISTICS							
Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0,	Ciss	_	300	pF		
Output Capacitance	f = 1 MHz)	Coss		160			
Reverse Transfer Capacitance	See Figure 11	C _{rss}		50			
WITCHING CHARACTERISTICS* (T	j = 100°C)						
Turn-On Delay Time		t _{d(on)}	<u> </u>	25	ns		
Rise Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D	t _r		25			
Turn-Off Delay Time	R _{gen} = 50 ohms) See Figures 13 and 14	td(off)		50			
Fall Time		t _f		50	<u> </u>		
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , I _D = Rated I _D , V _{GS} = 10 V)	Qg	6 (Typ)	15	nC		
Gate-Source Charge		Qgs	3 (Typ)	-			
Gate-Drain Charge	See Figure 12	Q _{gd}	3 (Typ)				
OURCE DRAIN DIODE CHARACTER	ISTICS*						
Forward On-Voltage	(I _S = Rated I _D V _{GS} = 0)	V _{SD}	2 (Typ)	3	Vdc		
Forward Turn-On Time		ton	Limited	by stray inc	y inductance		
			1	1	1		

^{*}Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%

Reverse Recovery Time



300 (Typ)

trr

Figure 1. Power Derating

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 2. On-Region Characteristics




Figure 3. Gate-Threshold Voltage Variation
With Temperature




Figure 4. Transfer Characteristics




Figure 5. Breakdown Voltage Variation
With Temperature




Figure 6. On-Resistance versus Drain Current




Figure 7. On-Resistance Variation
With Temperature

SAFE OPERATING AREA INFORMATION




Figure 8. Maximum Rated Forward Biased Safe Operating Area




Figure 9. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 9 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_{C}}{R_{\theta J C}}$$




Figure 10. Thermal Response




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms