Designer's™ Data Sheet


ISOTOP™ TMOS E-FET ™ Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E-FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.




- 2500 V RMS Isolated Isotop Package
- · Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- Very Low Internal Parasitic Inductance
- IDSS and VDS(on) Specified at Elevated Temperature
- U. L. Recognized, File #E69369



MTE53N50E

Motorola Preferred Device

TMOS POWER FET
53 AMPERES
500 VOLTS
RDS(on) = 0.080 OHM



SOT-227B

- 1. Source
- 2. Gate
- Drain
 Source 2
- MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	500	Vdc
Drain–Gate Voltage (RGS = 1.0 M Ω)	VDGR	500	Vdc
Gate-Source Voltage — Continuous — Non-Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D I _D	53 33 210	Adc
Total Power Dissipation Derate above 25°C	PD	460 3.70	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-40 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy (V _{DD} = 25 Vdc, V _{GS} = 10 Vdc, I _L = 53 Apk, L = 0.29 mH, R _G =25Ω)	EAS	400	mJ
RMS Isolation Voltage	VISO	2500	Vac
Thermal Resistance — Junction to Case — Junction to Ambient	R ₀ JC R ₀ JA	0.28 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8 from case for 10 seconds	TL	260	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

E-FET is a trademark of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc. ISOTOP is a trademark of SGS-THOMSON Microelectronics.

Preferred devices are Motorola recommended choices for future use and best overall value

REV 2



MTE53N50E

ELECTRICAL CHARACTERISTICS ($T_J = 25$ °C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage (VGS = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive	ə)	V _(BR) DSS	500 —	560 550	_	Vdc mV/°C
Zero Gate Voltage Drain Current (V _{DS} = 500 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 500 Vdc, V _{GS} = 0 Vdc, T	「J = 125°C)	IDSS	-	_	10 100	μAdc
Gate-Body Leakage Current (V _{GS}	$= \pm 20 \text{ Vdc}, \text{ V}_{DS} = 0)$	lgss	_	_	200	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_{D} = 250 \mu Adc)$ Threshold Temperature Coefficie	nt (Negative)	V _{GS(th)}	2.0 —	3.2 —	4.0 —	Vdc mV/°C
Static Drain-Source On-Resistanc	e (V _{GS} = 10 Vdc, I _D = 26.5 Adc)	R _{DS(on)}	-	63	80	mOhm
Drain-Source On-Voltage (V_{GS} = (I_D = 53 Adc) (I_D = 26.5 Adc, T_J = 125°C)	Vdc)	V _{DS(on)}	_		4.8 4.3	Vdc
Forward Transconductance (VDS =	= 15 Vdc, I _D = 26.5 Adc)	9FS	25	45	_	mhos
YNAMIC CHARACTERISTICS						•
Input Capacitance		C _{iss}	_	14400	_	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, \\ f = 1.0 \text{ MHz})$	C _{oss}	_	1560	_	
Reverse Transfer Capacitance	1 = 1.0 WH2)	C _{rss}	_	240	_	
WITCHING CHARACTERISTICS (<u>. </u>					
Turn–On Delay Time		td(on)	_	67	_	ns
Rise Time	(V _{DD} = 250 Vdc, I _D = 53 Adc,	t _r	_	322	_	
Turn–Off Delay Time	$V_{GS} = 10 \text{ Vdc},$ $R_{G} = 4.7 \Omega)$	t _d (off)	_	362	_	
Fall Time	<u>-</u>	t _f	_	310	_	1
Gate Charge	(V _{DS} = 400 Vdc, I _D = 53 Adc, V _{GS} = 10 Vdc)	QT	_	474	700	nC
		Q ₁	_	86	_	1
		Q ₂	_	206		
		Q ₃	_	148	_	
OURCE-DRAIN DIODE CHARAC	TERISTICS	•				•
Forward On-Voltage (1)	(I _S = 53 Adc, V _{GS} = 0 Vdc) (I _S = 53 Adc, V _{GS} = 0 Vdc, T _J = 125°C)	V _{SD}		0.95 0.90	1.3 —	Vdc
Reverse Recovery Time	(I _S = 53 Adc, V _{GS} = 0 Vdc, dl _S /dt = 100 A/μs)	t _{rr}	_	720	_	ns
		ta	_	460	_	-
		t _b	_	260	_	
Reverse Recovery Stored Charge		Q _{RR}	_	15	_	μC
ITERNAL PACKAGE INDUCTANO	E					
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25 from package to center of die)	L _D		3.5 5.0	_	nH
Internal Source Inductance (Measured from the source lead	0.25 from package to center of die)	LS	_	5.0	_	nH

⁽¹⁾ Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

⁽²⁾ Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance versus Drain Current and Temperature




Figure 4. On–Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-To-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain—gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP}. Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G/V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and $V_{\mbox{GSP}}$ are read from the gate charge curve.

During the turn—on and turn—off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$

 $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$

The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.




Figure 7. Capacitance Variation





Figure 7b. High Voltage Capacitance Variation








Figure 9. Resistive Switching Time Variation versus Gate Resistance

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain—to—source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance—General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_{Γ} , t_{Γ}) do not exceed 10 μ s. In addition the total power aver-

aged over a complete switching cycle must not exceed $(T_{J(MAX)} - T_{C})/(R_{\theta JC})$.

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.





Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA



EAS, SINGLE PULSE DRAIN-TO-SOURCE AVALANCHE ENERGY (mJ) $I_D = 53 A$ 350 300 250 200 150 100 50 0 **∟** 25 50 75 100 125 150 T_J, STARTING JUNCTION TEMPERATURE (°C)

Figure 11. Maximum Rated Forward Blased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Diode Reverse Recovery Waveform

PACKAGE DIMENSIONS

