

N-Channel Enhancement Mode Power MOSFET


MTEA0N10J3

BV _{DSS}		100V
I _D		16A
R _{DS(on)(TYP)}	V _{GS} =10V, I _D =12A	83mΩ
	V _{GS} =6V, I _D =10A	100mΩ


Features

- Low Gate Charge
- Simple Drive Requirement
- Pb-free lead plating package

Equivalent Circuit



Outline



Absolute Maximum Ratings (T_C=25°C, unless otherwise noted)

Parameter	Symbol	Limits	Unit
Drain-Source Voltage	V _{DS}	100	V
Gate-Source Voltage	V _{GS}	±20	
Continuous Drain Current @ V _{GS} =10V, T _C =25°C (Note 1)	I _D	16	A
Continuous Drain Current @ V _{GS} =10V, T _C =100°C (Note 1)		11	
Continuous Drain Current @ V _{GS} =10V, T _A =25°C (Note 2)		3.7	
Continuous Drain Current @ V _{GS} =10V, T _A =100°C (Note 2)		2.3	
Pulsed Drain Current (Note 3)	I _{DM}	64	
Avalanche Current (Note 3)	I _{AS}	11	mJ
Avalanche Energy @ L=0.5mH, I _D =11A, R _G =25Ω (Note 2)	E _{AS}	30	
Repetitive Avalanche Energy @ L=0.1mH (Note 3)	E _{AR}	6	
Total Power Dissipation @ T _C =25°C (Note 1)	P _D	60	W
Total Power Dissipation @ T _C =100°C (Note 1)		30	
Total Power Dissipation @ T _A =25°C (Note 2)	P _{DSM}	2.5	
Total Power Dissipation @ T _A =70°C (Note 2)		1.6	
Operating Junction and Storage Temperature Range	T _j , T _{stg}	-55~+175	°C

**Thermal Data**

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	R_{thj-c}	2.5	$^{\circ}\text{C}/\text{W}$
Thermal Resistance, Junction-to-ambient, max (Note 2)	$R_{\theta JA}$	50	$^{\circ}\text{C}/\text{W}$
Thermal Resistance, Junction-to-ambient, max (Note 4)	$R_{\theta JA}$	110	$^{\circ}\text{C}/\text{W}$

- Note : 1. The power dissipation P_D is based on $T_{J(MAX)}=175^{\circ}\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
2. The value of $R_{\theta JA}$ is measured with the device mounted on 1 in² FR-4 board with 2 oz. copper, in a still air environment with $T_A=25^{\circ}\text{C}$. The power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.
3. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}=175^{\circ}\text{C}$. Ratings are based on low frequency and low duty cycles to keep initial $T_J=25^{\circ}\text{C}$.
4. When mounted on the minimum pad size recommended (PCB mount), $t \leq 10s$.

Characteristics ($T_c=25^{\circ}\text{C}$, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	100	-	-	V	V _{GS} =0, I _D =250μA
V _{GS(th)}	2	3.2	4	V	V _{DS} =V _{GS} , I _D =250μA
I _{GSS}	-	-	±100	nA	V _{GS} =±20, V _{DS} =0
I _{DSS}	-	-	1	μA	V _{DS} =80V, V _{GS} =0
	-	-	25		V _{DS} =80V, V _{GS} =0, T _J =125°C
R _{DS(ON)} *1	-	83	110	mΩ	V _{GS} =10V, I _D =12A
	-	100	130		V _{GS} =6V, I _D =10A
G _{FS} *1	-	11	-	S	V _{DS} =5V, I _D =12A
Dynamic					
Q _g *1, 2	-	5.5	-	nC	I _D =10A, V _{DS} =50V, V _{GS} =10V
Q _{gs} *1, 2	-	1.3	-		
Q _{gd} *1, 2	-	2.1	-		
t _{d(ON)} *1, 2	-	4	-	ns	V _{DS} =50V, I _D =1A, V _{GS} =10V, R _G =6Ω
t _r *1, 2	-	15	-		
t _{d(OFF)} *1, 2	-	15	-		
t _f *1, 2	-	3.9	-		
C _{iss}	-	361	-	pF	V _{GS} =0V, V _{DS} =25V, f=1MHz
C _{oss}	-	54	-		
C _{rss}	-	20	-		
Source-Drain Diode					
I _S *1	-	-	12	A	
I _{SM} *3	-	-	30		
V _{SD} *1	-	0.89	1.3	V	I _F =I _S , V _{GS} =0V
t _{rr}	-	35	-	ns	I _F =10A, dI _F /dt=100A/μs
Q _{rr}	-	22	-	nC	

- Note : *1. Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
*2. Independent of operating temperature
*3. Pulse width limited by maximum junction temperature.




Ordering Information


Device	Package	Shipping
MTEA0N10J3-0-T3-G	TO-252 (Pb-free lead plating and halogen-free package)	2500 pcs / Tape & Reel

Typical Characteristics


Typical Output Characteristics




Breakdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




Typical Characteristics(Cont.)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Case Temperature




Typical Characteristics(Cont.)


Typical Transfer Characteristics




Power Derating Curve




Transient Thermal Response Curves




Single Pulse Maximum Power Dissipation



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (TL)	183°C	217°C
- Time (tL)	60-150 seconds	60-150 seconds
Peak Temperature(TP)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

TO-252AB Dimension



*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.087	0.094	2.200	2.400	e	*0.091		*2.300	
A1	0.000	0.005	0.000	0.127	e1	0.177	0.185	4.500	4.700
B	0.053	0.065	1.350	1.650	H	0.118	REF	3.000	REF
b	0.020	0.028	0.500	0.700	K	0.197	REF	5.000	REF
b1	0.028	0.035	0.700	0.900	L	0.374	0.390	9.500	9.900
C	0.017	0.023	0.430	0.580	L1	0.100	0.114	2.550	2.900
C1	0.017	0.023	0.430	0.580	L2	0.055	0.070	1.400	1.780
D	0.250	0.262	6.350	6.650	L3	0.024	0.035	0.600	0.900
D1	0.205	0.213	5.200	5.400	P	0.028	REF	0.700	REF
E	0.213	0.224	5.400	5.700	V	0.209	REF	5.300	REF

Notes: 1.Controlling dimension: millimeters.


2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.

3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead : Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

TO-252AA Dimension



DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.087	0.094	2.200	2.400	e	0.086	0.094	2.186	2.386
A1	0.000	0.005	0.000	0.127	e1	0.172	0.188	4.372	4.772
B	0.039	0.048	0.990	1.210	H	0.163	REF	4.140	REF
b	0.026	0.034	0.660	0.860	K	0.190	REF	4.830	REF
b1	0.026	0.034	0.660	0.860	L	0.386	0.409	9.800	10.400
C	0.018	0.023	0.460	0.580	L1	0.114	REF	2.900	REF
C1	0.018	0.023	0.460	0.580	L2	0.055	0.067	1.400	1.700
D	0.256	0.264	6.500	6.700	L3	0.024	0.039	0.600	1.000
D1	0.201	0.215	5.100	5.460	P	0.026	REF	0.650	REF
E	0.236	0.244	6.000	6.200	V	0.211	REF	5.350	REF

Notes: 1.Controlling dimension: millimeters.

2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.

3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead : Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.