Designer's Data Sheet


Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate TMOS

These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds ---Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on), VGS(th) and SOA Specified at Elevated Temperature
 Rugged SOA is Power Dissipation Limited
 Source-to-Drain Diode Characterized for Use With
- Inductive Loads






MTH40N08 MTH40N10

MTH40N05

MTH40N06





MAXIMUM RATINGS

Rating	Symbol	MTH				
		40N05	40N06	40N08	40N10	Unit
Drain-Source Voltage	VDSS	50	60	80	100	Vdc
Drain-Gate Voltage (RGS = 1 M Ω)	VDGR	50	60	80	100	Vdc
Gate-Source Voltage — Continuous — Non-repetitive (t _p ≤ 50 μs)	V _{GS} V _{GSM}	±20 ±40				Vdc Vpk
Drain Current Continuous Pulsed	f _D IDM		10 40	40 120		Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	150 1.2			Watts W/°C	
Operating and Storage Temperature Range	TJ, T _{stg}	- 65 to 150			°C	

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R _θ JC R _θ JA	0.833 62.5	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	TL	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS — continued (T _C = 25°C unless otherw Characteristic		Symbol	Min	Max	Unit
FF CHARACTERISTICS		<u> </u>			
Drain-		V _{(BR)DSS}			Vdc
Source Breakdown Voltage (VGS = 0, ID = 0.25 mA)	MTH40N05 MTH40N06 MTH40N08 MTH40N10		50 60 80 100	111	
Zaro Goto Voltage Drain Current		¹pss			μAdc
Zero Gate Voltage Drain Current (Vps = Rated Vpss, Vgs = 0) (Vps = Rated Vpss, Vgs = 0, Tj = 125°C)				10 100	,
Gate-Body Leakage Current, Forward (VGSF = 20 Vdc, VDS = 0)		IGSSF	_	500	nAdc
Gate Body Leakage Current, Reverse (VGSR = 20 Vdc, VDS = 0)		IGSSR		500	nAdc
N CHARACTERISTICS					
Gate Threshold Voltage (VDS = VGS, ID = 1 mA) TJ = 100°C		VGS(th)	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance (VGS = 10 Vdc, I _D = 20 Adc)	MTH40N05/06 MTH40N08/10	⁷ DS(on)	-	0.028 0.04	Ohm
Drain-Source On-Voltage (VGS = 10 (ID = 40 Adc) (ID = 20 Adc, TJ = 100°C) (ID = 40 Adc) (ID = 20 Adc, TC 100°C)	V) MTH40N05/06 MTH40N05/06 MTH40N08/10 MTH40N08/10	VDS(on)		1.4 1.12 2 1.6	Vdc
Forward Transconductance (VDS = 15 V, ID = 20 A)		9FS	10		mhos
YNAMIC CHARACTERISTICS		,			
Input Capacitance	$V_{DS} = 25 \text{ V, } V_{GS} = 0,$	Ciss		5000	pF
Output Capacitance	f = 1 MHz)	Coss		2500	
Reverse Transfer Capacitance	See Figure 8	C _{rss}		1000	L
WITCHING CHARACTERISTICS (TJ =	100°C)				· · · · · · · · · · · · · · · · · · ·
Turn-On Delay Time		^t d(on)	_	100	ns
Rise Time	(V _{DD} = 25 V, I _D = 0.5 Rated I _D R _{gen} = 50 ohms)	tr		330	
Turn-Off Delay Time	See Figure 16	td(off)		330	
Fall Time		tf		360	
Total Gate Charge	(VDS = 0.8 Rated VDSS,	O _g	105 (Typ)	120	nC
Gate-Source Charge	ID = Rated ID, VGS = 10 Vdc)	Q _{gs}	74 (Typ)		
Gate-Drain Charge	See Figure 15	Ogd	31 (Typ)		L
OURCE DRAIN DIODE CHARACTERIS	STICS				
Forward On-Voltage	(IS = Rated ID,	V _{SD}	2.2 (Typ)	3	Vdc
Forward Turn-On Time	V _{GS} = 0)	t _{on_}		by stray inc	luctance
Reverse Recovery Time		t _{rr}	75 (Typ)		ns
NTERNAL PACKAGE INDUCTANCE			····	···	
	nal Drain Inductance pasured from the contact screw on tab to center of die) pasured from the drain lead 0.25° from package to center of die)		4 (Typ) 5 (Typ)		nH
Internal Source Inductance (Measured from the source lead 0.	25" from package to source bond pad)	L _S	10 (Typ)	_	

٠;

TYPICAL CHARACTERISTICS

MTH40N05, MTH40N06

200

1_D, DRAIN CURRENT (AMPS)

FIGURE 1 — ON-REGION CHARACTERISTICS V_{GS} = 20 V 12 V 10 V 9 V

7 V

VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)

FIGURE 3 — TRANSFER CHARACTERISTICS





FIGURE 5 — ON-RESISTANCE versus DRAIN CURRENT



MTH40N08, MTH40N10

FIGURE 2 --- ON-REGION CHARACTERISTICS




FIGURE 4 — TRANSFER CHARACTERISTICS





FIGURE 6 --- ON-RESISTANCE versus DRAIN CURRENT



TYPICAL CHARACTERISTICS

FIGURE 7 — GATE-THRESHOLD VOLTAGE VARIATION WITH TEMPERATURE




FIGURE 8 — CAPACITANCE VARIATION




FIGURE 9 — BREAKDOWN VOLTAGE VARIATION WITH TEMPERATURE




FIGURE 10 — ON-RESISTANCE VARIATION WITH TEMPERATURE





FIGURE 11 — THERMAL RESPONSE




MTH40N08, 10, 05, 06

SAFE OPERATING AREA INFORMATION

MAXIMUM RATED FORWARD BIASED SAFE OPERATING AREA

FIGURE 12 -- MAXIMUM RATED FORWARD BIASED SAFE OPERATING AREA



FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 14 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 14 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

FIGURE 15 — STORED CHARGE versus GATE-TO-SOURCE VOLTAGE





FIGURE 13 — MAXIMUM RATED FORWARD BIASED SAFE OPERATING AREA



The power averaged over a complete switching cycle must be less than:

 $\frac{T_{J(max)} - T_{C}}{R_{\theta JC}}$

FIGURE 14 -- MAXIMUM RATED SWITCHING SAFE OPERATING AREA




FIGURE 16 — RESISTIVE SWITCHING TIME VARIATION WITH GATE RESISTANCE

