

**N - CHANNEL ENHANCEMENT MODE
POWER MOS TRANSISTOR**

PRELIMINARY DATA



TYPE	V _{DSS}	R _{DS(on)}	I _D
MTH6N60FI	600 V	1.2 Ω	3.5 A

- HIGH VOLTAGE - 600 V FOR OFF-LINE APPLICATIONS
- ULTRA FAST SWITCHING TIMES FOR OPERATIONS AT > 100KHz
- EASY DRIVE FOR REDUCED COST AND SIZE

INDUSTRIAL APPLICATIONS:

- SWITCHING POWER SUPPLY
- MOTOR CONTROLS

N - channel enhancement mode POWER MOS field effect transistor. Easy drive and very fast switching times make these POWER MOS ideal for very high speed switching applications. Typical uses include SMPS, uninterruptible power supplies and motor controls.


ISOWATT218
**INTERNAL SCHEMATIC
DIAGRAM**

ABSOLUTE MAXIMUM RATINGS

V _{DS}	Drain-source voltage (V _{GS} = 0)	600	V
V _{DGR}	Drain-gate voltage (R _{GS} = 20 KΩ)	600	V
V _{GS}	Gate-source voltage	±20	V
I _D	Drain current (cont.) at T _c = 25°C	3.5	A
I _{DM}	Drain current (pulsed)	14	A
P _{tot}	Total dissipation at T _c < 25°C	40	W
	Derating factor	0.32	W/°C
T _{stg}	Storage temperature	-65 to 150	°C
T _j	Max. operating junction temperature	150	°C

THERMAL DATA

R_{thj} - case	Thermal resistance junction-case	max	3.12	$^{\circ}\text{C}/\text{W}$
$R_{thj\text{-amb}}$	Thermal resistance junction-ambient		62.5	$^{\circ}\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_{\text{case}} = 25^{\circ}\text{C}$ unless otherwise specified)

Parameters	Test Conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------

OFF

$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$I_D = 250 \mu\text{A}$	$V_{GS} = 0$	600			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max Rating}$			200	μA	
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{DS} = \text{Max Rating} \times 0.8$	$T_c = 125^{\circ}\text{C}$		1000	μA	
		$V_{GS} = \pm 20 \text{ V}$			± 500	nA	

ON

$V_{GS\text{(th)}}$	Gate threshold voltage	$V_{DS} = V_{GS}$	$I_D = 1 \text{ mA}$	2		4.5	V
		$V_{DS} = V_{GS}$	$I_D = 1 \text{ mA}$	1.5		4	V
$R_{DS\text{(on)}}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}$	$I_D = 3 \text{ A}$			1.2	Ω

DYNAMIC

g_{fs}	Forward transconductance	$V_{DS} = 10 \text{ V}$	$I_D = 3 \text{ A}$	2			mho
C_{iss}	Input capacitance	$V_{DS} = 25 \text{ V}$			1800	pF	
C_{oss}	Output capacitance		$f = 1 \text{ MHz}$		350	pF	
C_{rss}	Reverse transfer capacitance	$V_{GS} = 0$			150	pF	

SWITCHING

$t_d\text{(on)}$	Turn-on time	$V_{DD} = 25 \text{ V}$	$I_D = 3 \text{ A}$	60		ns
t_r	Rise time	$R_i \approx 50 \Omega$	$V_i = 10 \text{ V}$	150		ns
$t_d\text{(off)}$	Turn-off delay time			200		ns
t_f	Fall time			120		ns


ELECTRICAL CHARACTERISTICS (Continued)

Parameters	Test Conditions	Min.	Typ.	Max.	Unit
------------	-----------------	------	------	------	------


SOURCE DRAIN DIODE

I_{SD} I_{SDM}	Source-drain current Source-drain current (pulsed)			3.5 14	A A
V_{SD}	Forward on voltage	$I_{SD} = 6 \text{ A}$	$V_{GS} = 0$	1.3	V
t_{rr}	Reverse recovery time	$I_{SD} = 6 \text{ A}$	$di/dt = 100\text{A}/\mu\text{s}$	600	ns


Safe operating areas




Thermal impedance




Derating curve




Output characteristics




Output characteristics




Transfer characteristics




Transconductance




Static drain-source on resistance




Gate charge vs gate-source voltage




Capacitance variation




Normalized gate threshold voltage vs temperature




Normalized breakdown voltage vs temperature




Normalized on resistance vs temperature



Source-drain diode forward characteristics




Switching times test circuit for resistive load




Pulse width $\leq 100 \mu\text{s}$
Duty cycle $\leq 2\%$


Switching time waveforms for resistive load



Gate charge test circuit



PW adjusted to obtain required V_G

Body-drain diode t_{rr} measurement
Jedec test circuit

ISOWATT218 PACKAGE CHARACTERISTICS AND APPLICATION.

ISOWATT218 is fully isolated to 4000V dc. Its thermal impedance, given in the data sheet, is optimised to give efficient thermal conduction together with excellent electrical isolation.

The structure of the case ensures optimum distances between the pins and heatsink. These distances are in agreement with VDE and UL creepage and clearance standards. The ISOWATT218 package eliminates the need for external isolation so reducing fixing hardware.

The package is supplied with leads longer than the standard TO-218 to allow easy mounting on pcbs. Accurate moulding techniques used in manufacture assures consistent heat spreader-to-heatsink capacitance

ISOWATT218 thermal performance is better than that of the standard part, mounted with a 0.1mm mica washer. The thermally conductive plastic has a higher breakdown rating and is less fragile than mica or plastic sheets. Power derating for ISOWATT218 packages is determined by:

$$P_D = \frac{T_j - T_c}{R_{th}}$$

from this I_{Dmax} for the POWER MOS can be calculated:

$$I_{Dmax} \leq \sqrt{\frac{P_D}{R_{DS(on)} \text{ (at } 150^\circ\text{C)}}}$$

THERMAL IMPEDANCE OF ISOWATT218 PACKAGE

Fig. 1 illustrates the elements contributing to the thermal resistance of transistor heatsink assembly, using ISOWATT218 package.

The total thermal resistance $R_{th(tot)}$ is the sum of each of these elements.

The transient thermal impedance, Z_{th} , for different pulse durations can be estimated as follows:

1 - for a short duration power pulse less than 1ms;

$$Z_{th} < R_{thJ-C}$$

2 - for an intermediate power pulse of 5ms to 50ms:

$$Z_{th} = R_{thJ-C}$$

3 - for long power pulses of the order of 500ms or greater:

$$Z_{th} = R_{thJ-C} + R_{thC-HS} + R_{thHS-amb}$$

It is often possible to discern these areas on transient thermal impedance curves.

Fig. 1

