



N-Channel Enhancement Mode Power MOSFET

MTN12N60DFP

BV _{DSS}	600V
I _D @ V _{GS} =10V, T _C =25°C	12A
R _{DS(on)(TYP)} @ V _{GS} =10V, I _D =6A	0.47Ω

Description

The MTN12N60DFP is a N-channel enhancement-mode MOSFET, providing the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost effectiveness. The TO-220FP package is universally preferred for all commercial-industrial applications

Features


- Low On Resistance
- Simple Drive Requirement
- Low Gate Charge
- Fast Switching Characteristic
- RoHS compliant package



Applications

- Ballast
- Inverter

Ordering Information

Device	Package	Shipping
MTN12N60DFP-0-UB-S	TO-220FP (RoHS compliant package)	50 pcs/tube, 20 tubes/box, 4 boxes / carton



Symbol

Outline

Absolute Maximum Ratings (T_C=25°C)

Parameter	Symbol	Limits	Unit
Drain-Source Voltage (Note 1)	V _{DS}	600	V
Gate-Source Voltage	V _{GS}	±30	
Continuous Drain Current @T _C =100°C, V _{GS} =10V	I _D	12*	A
Continuous Drain Current @T _C =100°C, V _{GS} =10V		7.4*	
Pulsed Drain Current @ V _{GS} =10V (Note 2)	I _{DM}	48*	
Avalanche Current (Note 2)	I _{AS}	12	mJ
Single Pulse Avalanche Energy @L=1mH, I _{AS} =12A, V _{DD} =50V (Note 3)	E _{AS}	72	
Repetitive Avalanche Energy (Note 2)	E _{AR}	6.3	
Maximum Temperature for Soldering @ Lead at 0.125 in(3.175mm) from case for 10 seconds	T _L	300	°C
Total Power Dissipation (T _C =25°C)	P _D	62.5	W
Linear Derating Factor above 25°C		0.5	W/°C
Operating Junction and Storage Temperature	T _J , T _{stg}	-55~+150	°C

* Drain current limited by maximum junction temperature.

Note : 1. T_J=+25°C to +150°C.

2. Pulse width limited by maximum junction temperature.

3. 100% tested by conditions of I_{AS}=6A, V_{DD}=50V, L=1mH, V_{GS}=10V, starting T_J=+25°C.

Thermal Data

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	R _{th,j-c}	2.0	°C/W
Thermal Resistance, Junction-to-ambient, max	R _{th,j-a}	62.5	



Characteristics (Tj=25°C, unless otherwise specified)


Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	600	-	-	V	V _{GS} =0V, I _D =250μA
ΔBV _{DSS} /ΔT _j	-	0.7	-	V/°C	Reference to 25°C, I _D =250μA
V _{GS(th)}	2.0	-	4.0	V	V _{DS} = V _{GS} , I _D =250μA
*G _{FS}	-	15	-	S	V _{DS} =15V, I _D =6A
I _{GSS}	-	-	±100	nA	V _{GS} =±30V
I _{DSS}	-	-	1	μA	V _{DS} =600V, V _{GS} =0V
	-	-	25		V _{DS} =480V, V _{GS} =0V, T _j =125°C
*R _{DS(ON)}	-	0.47	0.65	Ω	V _{GS} =10V, I _D =6A
Dynamic					
*Q _g	-	41.3	62	nC	I _D =12A, V _{DD} =480V, V _{GS} =10V
*Q _{gs}	-	10	-		
*Q _{gd}	-	11.4	-		
*t _{d(ON)}	-	22.2	45	ns	V _{DD} =300V, I _D =12A, V _{GS} =10V, R _G =25Ω
*t _r	-	10.4	21		
*t _{d(OFF)}	-	141.4	283		
*t _f	-	24	48		
C _{iss}	-	1966	2950	pF	V _{GS} =0V, V _{DS} =25V, f=1MHz
C _{oss}	-	166	260		
C _{rss}	-	24	36		
Source-Drain Diode					
*I _S	-	-	12	A	
*I _{SM}	-	-	48		
*V _{SD}	-	0.85	1.5	V	I _S =12A, V _{GS} =0V
*t _{rr}	-	446	-	ns	V _{GS} =0V, I _F =12A, dI _F /dt=100A/μs
*Q _{rr}	-	4.4	-	μC	

*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%




Typical Characteristics


Typical Output Characteristics




Static Drain-Source On-resistance vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Drain Current vs Gate-Source Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Body Diode Forward Voltage Variation vs Source Current and Temperature




Typical Characteristics (Cont.)


Capacitance vs Reverse Voltage




Brekdown Voltage vs Ambient Temperature




Maximum Safe Operating Area




Gate Charge Characteristics



Maximum Drain Current vs Case Temperature




Threshold Voltage vs Junction Temperature






Typical Characteristics (Cont.)


Forward Transfer Admittance vs Drain Current



Single Pulse Power Rating, Junction to Case




Transient Thermal Response Curves




Test Circuit and Waveforms




Gate Charge Test Circuit



Gate Charge Waveform



Resistive Switching Test Circuit



Resistive Switching Waveforms


Test Circuit and Waveforms(Cont.)




Diode Reverse Recovery Test Circuit



Diode Reverse Recovery Waveform



Unclamped Inductive Switching Test Circuit



Unclamped Inductive Switching Waveforms

TO-220FP Dimension

3-Lead TO-220FP Plastic Package
 CYStek Package Code: FP

Marking:

Device Name → **CYS 12N60D**
 Date Code → **□□□□**

Style: Pin 1.Gate 2.Drain 3.Source

*Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.171	0.183	4.35	4.65	G	0.246	0.258	6.25	6.55
A1	0.051 REF		1.300 REF		H	0.138 REF		3.50 REF	
A2	0.112	0.124	2.85	3.15	H1	0.055 REF		1.40 REF	
A3	0.102	0.110	2.60	2.80	H2	0.256	0.272	6.50	6.90
b	0.020	0.030	0.50	0.75	J	0.031 REF		0.80 REF	
b1	0.031	0.041	0.80	1.05	K	0.020		0.50 REF	
b2	0.047 REF		1.20 REF		L	1.102	1.118	28.00	28.40
c	0.020	0.030	0.500	0.750	L1	0.043	0.051	1.10	1.30
D	0.396	0.404	10.06	10.26	L2	0.036	0.043	0.92	1.08
E	0.583	0.598	14.80	15.20	M	0.067 REF		1.70 REF	
e	0.100 *		2.54*		N	0.012 REF		0.30 REF	
F	0.106 REF		2.70 REF						

- Notes:**
- Controlling dimension: millimeters.
 - Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 - If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.