



## N-Channel Enhancement Mode Power MOSFET

# MTN9N65CFP

$BV_{DSS}$	650V
$I_D @ V_{GS}=10V, T_C=25^{\circ}C$	8.5A
$R_{DS(on)(TYP)} @ V_{GS}=10V, I_D=5.4A$	0.65 $\Omega$

### Description

The MTN9N65CFP is a N-channel enhancement-mode MOSFET, providing the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost effectiveness. The TO-220FP package is universally preferred for all commercial-industrial applications

### Features


- Low On Resistance
- Simple Drive Requirement
- Low Gate Charge
- Fast Switching Characteristic
- Insulating package, front/back side insulating voltage=2500V(AC)
- RoHS compliant package



### Applications

- Power Factor Correction
- LCD TV Power
- Full and Half Bridge Power

### Ordering Information

Device	Package	Shipping
MTN9N65CFP-0-UB-S	TO-220FP (RoHS compliant package)	50 pcs/tube, 20 tubes/box, 4 boxes / carton



**Symbol**

**Outline**

**Absolute Maximum Ratings** (T<sub>c</sub>=25°C)

Parameter	Symbol	Limits	Unit
Drain-Source Voltage (Note 1)	V <sub>DS</sub>	650	V
Gate-Source Voltage	V <sub>GS</sub>	±30	
Continuous Drain Current @V <sub>GS</sub> =10V, T <sub>c</sub> =25°C	I <sub>D</sub>	8.5*	A
Continuous Drain Current @V <sub>GS</sub> =10V, T <sub>c</sub> =100°C		5.4*	
Pulsed Drain Current @ V <sub>GS</sub> =10V (Note 2)		34*	
Single Pulse Avalanche Current @ L=0.1mH	I <sub>AS</sub>	8.5	
Single Pulse Avalanche Energy @ L=5mH, I <sub>D</sub> =6 Amps, V <sub>DD</sub> =50V (Note 3)	E <sub>AS</sub>	90	mJ
Repetitive Avalanche Energy (Note 2)	E <sub>AR</sub>	5	
Maximum Temperature for Soldering @ Lead at 0.063 in(1.6mm) from case for 10 seconds	T <sub>L</sub>	300	°C
Maximum Temperature for Soldering @ Package Body for 10 seconds	T <sub>PKG</sub>	260	
Total Power Dissipation (T <sub>c</sub> =25°C)	P <sub>D</sub>	50	W
Linear Derating Factor		0.4	W/°C
Operating Junction and Storage Temperature	T <sub>j</sub> , T <sub>stg</sub>	-55~+150	°C

\*Drain current limited by maximum junction temperature

Note : 1. T<sub>J</sub>=+25°C to +150°C.

2. Pulse width limited by maximum junction temperature.

3. 100% tested by conditions of L=5mH, I<sub>AS</sub>=3.6A, V<sub>GS</sub>=10V, V<sub>DD</sub>=50V.



**Thermal Data**

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	R <sub>θJC</sub>	2.5	°C/W
Thermal Resistance, Junction-to-ambient, max	R <sub>θJA</sub>	62.5	


**Characteristics (T<sub>j</sub>=25°C, unless otherwise specified)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
BV <sub>DSS</sub>	650	-	-	V	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA
ΔBV <sub>DSS</sub> /ΔT <sub>j</sub>	-	0.7	-	V/°C	Reference to 25°C, I <sub>D</sub> =250μA
V <sub>GS(th)</sub>	2.0	-	4.0	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> =250μA
*G <sub>FS</sub>	-	11.6	-	S	V <sub>DS</sub> =15V, I <sub>D</sub> =5A
I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> =±30V
I <sub>DSS</sub>	-	-	1	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V
I <sub>DSS</sub>	-	-	10		V <sub>DS</sub> =520V, V <sub>GS</sub> =0V, T <sub>j</sub> =125°C
*R <sub>DS(ON)</sub>	-	0.65	0.85	Ω	V <sub>GS</sub> =10V, I <sub>D</sub> =5.4A
<b>Dynamic</b>					
*Q <sub>g</sub>	-	35.4	-	nC	I <sub>D</sub> =8.5A, V <sub>DD</sub> =325V, V <sub>GS</sub> =10V
*Q <sub>gs</sub>	-	8.2	-		
*Q <sub>gd</sub>	-	10.3	-		
*t <sub>d(ON)</sub>	-	18.2	-	ns	V <sub>DD</sub> =325V, I <sub>D</sub> =8.5A, V <sub>GS</sub> =10V, R <sub>G</sub> =2.7Ω
*t <sub>r</sub>	-	8	-		
*t <sub>d(OFF)</sub>	-	47.8	-		
*t <sub>f</sub>	-	9.8	-		
C <sub>iss</sub>	-	1689	-	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1MHz
C <sub>oss</sub>	-	138	-		
C <sub>rss</sub>	-	25	-		
<b>Source-Drain Diode</b>					
*V <sub>SD</sub>	-	0.82	1.2	V	I <sub>S</sub> =8.5A, V <sub>GS</sub> =0V
*I <sub>S</sub>	-	-	8.5	A	
*I <sub>SM</sub>	-	-	34		
*t <sub>rr</sub>	-	415	622	ns	V <sub>GS</sub> =0V, I <sub>F</sub> =8.5A, dI <sub>F</sub> /dt=100A/μs
*Q <sub>rr</sub>	-	3.6	5.4	μC	


\*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

## Typical Characteristics


Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Drain Current vs Gate-Source Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Forward Drain Current vs Source-Drain Voltage




## Typical Characteristics(Cont.)


Capacitance vs Reverse Voltage




Static Drain-Source On-resistance vs Ambient Temperature




Maximum Safe Operating Area




Gate Charge Characteristics



Maximum Drain Current vs Case Temperature




Threshold Voltage vs Junction Temperature






**Typical Characteristics(Cont.)**


Forward Transfer Admittance vs Drain Current




Single Pulse Power Rating, Junction to Case




Transient Thermal Response Curves




**Test Circuit and Waveforms**




**Gate Charge Test Circuit**



**Gate Charge Waveform**




**Resistive Switching Test Circuit**




**Resistive Switching Waveforms**


**Test Circuit and Waveforms(Cont.)**




**Diode Reverse Recovery Test Circuit**



**Diode Reverse Recovery Waveform**



**Unclamped Inductive Switching Test Circuit**




**Unclamped Inductive Switching Waveforms**



**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

**Recommended temperature profile for IR reflow**


Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T <sub>smax</sub> to T <sub>p</sub> )	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T <sub>s min</sub> )	100°C	150°C
-Temperature Max(T <sub>s max</sub> )	150°C	200°C
-Time(t <sub>s min</sub> to t <sub>s max</sub> )	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T <sub>L</sub> )	183°C	217°C
- Time (t <sub>L</sub> )	60-150 seconds	60-150 seconds
Peak Temperature(T <sub>P</sub> )	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

**TO-220FP Dimension**

**3-Lead TO-220FP Plastic Package**  
 CYStek Package Code: FP

**Marking:**

Device Name → **CYS 9N65C**  
 Date Code → **□□□□**

Style: Pin 1.Gate 2.Drain 3.Source

\*Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.171	0.183	4.35	4.65	G	0.246	0.258	6.25	6.55
A1	0.051 REF		1.300 REF		H	0.138 REF		3.50 REF	
A2	0.112	0.124	2.85	3.15	H1	0.055 REF		1.40 REF	
A3	0.102	0.110	2.60	2.80	H2	0.256	0.272	6.50	6.90
b	0.020	0.030	0.50	0.75	J	0.031 REF		0.80 REF	
b1	0.031	0.041	0.80	1.05	K	0.020		0.50 REF	
b2	0.047 REF		1.20 REF		L	1.102	1.118	28.00	28.40
c	0.020	0.030	0.500	0.750	L1	0.043	0.051	1.10	1.30
D	0.396	0.404	10.06	10.26	L2	0.036	0.043	0.92	1.08
E	0.583	0.598	14.80	15.20	M	0.067 REF		1.70 REF	
e	0.100 *		2.54*		N	0.012 REF		0.30 REF	
F	0.106 REF		2.70 REF						

**Notes:** 1.Controlling dimension: millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.