

## Designer's Data Sheet

# Power Field Effect Transistor

### P-Channel Enhancement-Mode Silicon Gate TMOS



This TMOS Power FET is designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data —  $I_{DSS}$ ,  $V_{DS(on)}$ ,  $V_{GS(th)}$  and SOA Specified at Elevated Temperature
- SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- P-Channel — Can Be Used as Complement to MTP3055E



**MTP2955**

**TMOS POWER FET**  
**12 AMPERES**  
 $r_{DS(on)} = 0.3 \text{ OHM}$   
**60 VOLTS**



**CASE 221A-04**  
**TO-220AB**

#### MAXIMUM RATINGS

| Rating                                                                                          | Symbol                | Value                | Unit          |
|-------------------------------------------------------------------------------------------------|-----------------------|----------------------|---------------|
| Drain-Source Voltage                                                                            | $V_{DSS}$             | 60                   | Vdc           |
| Drain-Gate Voltage<br>( $R_{GS} = 1.0 \text{ M}\Omega$ )                                        | $V_{DGR}$             | 60                   | Vdc           |
| Gate-Source Voltage — Continuous<br>— Non-repetitive ( $t_p \leq 50 \mu s$ )                    | $V_{GS}$<br>$V_{GSM}$ | $\pm 15$<br>$\pm 20$ | Vdc           |
| Drain Current — Continuous<br>— Pulsed                                                          | $I_D$<br>$I_{DM}$     | 12<br>26             | Adc           |
| Total Power Dissipation $\theta_{JA} T_C = 25^\circ\text{C}$<br>Derate above $25^\circ\text{C}$ | $P_D$                 | 75<br>0.6            | Watts<br>W/°C |
| Operating and Storage Temperature Range                                                         | $T_J, T_{stg}$        | -65 to 150           | °C            |

#### THERMAL CHARACTERISTICS

|                                                                                  |                 |      |      |
|----------------------------------------------------------------------------------|-----------------|------|------|
| Thermal Resistance — Junction to Case<br>— Junction to Ambient                   | $R_{\theta JC}$ | 1.67 | °C/W |
|                                                                                  | $R_{\theta JA}$ | 62.5 |      |
| Maximum Lead Temperature for Soldering<br>Purposes, 1/8" from case for 5 seconds | $T_L$           | 275  | °C   |

**Designer's Data for "Worst Case" Conditions** — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

# MTP2955

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

| Characteristic | Symbol | Min | Max | Unit |
|----------------|--------|-----|-----|------|
|----------------|--------|-----|-----|------|

### OFF CHARACTERISTICS

|                                                                                                                                                                   |                      |        |          |      |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------|--------|----------|------|
| Drain-Source Breakdown Voltage<br>(V <sub>GS</sub> = 0, I <sub>D</sub> = 250 μA)                                                                                  | V <sub>(BR)DSS</sub> | 60     | —        | Vdc  |
| Zero Gate Voltage Drain Current<br>(V <sub>DS</sub> = 60 Volts, V <sub>GS</sub> = 0)<br>(V <sub>DS</sub> = 60 Volts, V <sub>GS</sub> = 0, T <sub>J</sub> = 125°C) | I <sub>DSS</sub>     | —<br>— | 10<br>80 | μAdc |
| Gate-Body Leakage Current, Forward (V <sub>GSF</sub> = 15 Vdc, V <sub>DS</sub> = 0)                                                                               | I <sub>GSSF</sub>    | —      | 100      | nAdc |
| Gate-Body Leakage Current, Reverse (V <sub>GSR</sub> = -15 Vdc, V <sub>DS</sub> = 0)                                                                              | I <sub>GSSR</sub>    | —      | 100      | nAdc |

### ON CHARACTERISTICS\*

|                                                                                                                                     |                     |            |            |      |
|-------------------------------------------------------------------------------------------------------------------------------------|---------------------|------------|------------|------|
| Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mA)<br>T <sub>J</sub> = 100°C                      | V <sub>GS(th)</sub> | 2.0<br>1.5 | 4.5<br>4.0 | Vdc  |
| Static Drain-Source On-Resistance<br>(V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 6.0 Adc)                                           | r <sub>DS(on)</sub> | —          | 0.3        | Ohm  |
| Drain-Source On-Voltage (V <sub>GS</sub> = 10 V)<br>(I <sub>D</sub> = 12 Adc)<br>(I <sub>D</sub> = 6.0 Adc, T <sub>J</sub> = 100°C) | V <sub>DS(on)</sub> | —<br>—     | 3.9<br>3.2 | Vdc  |
| Forward Transconductance (V <sub>DS</sub> = 10 V, I <sub>D</sub> = 6.0 A)                                                           | g <sub>FS</sub>     | 3.0        | —          | mhos |

### DYNAMIC CHARACTERISTICS

|                              |                                                                                |                  |           |   |    |
|------------------------------|--------------------------------------------------------------------------------|------------------|-----------|---|----|
| Input Capacitance            | (V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0,<br>f = 1.0 MHz)<br>See Figure 12 | C <sub>iss</sub> | 800 (Typ) | — | pF |
| Output Capacitance           |                                                                                | C <sub>oss</sub> | 300 (Typ) | — |    |
| Reverse Transfer Capacitance |                                                                                | C <sub>rss</sub> | 135 (Typ) | — |    |

### SWITCHING CHARACTERISTICS\* (T<sub>J</sub> = 100°C)

|                     |                                                                                                                                      |                     |           |    |    |
|---------------------|--------------------------------------------------------------------------------------------------------------------------------------|---------------------|-----------|----|----|
| Turn-On Delay Time  | (V <sub>GS</sub> = 10 V, V <sub>DD</sub> = 25 V,<br>I <sub>D</sub> = 6.0 Amps, R <sub>g</sub> = 50 ohms)<br>See Figures 9, 13 and 14 | t <sub>d(on)</sub>  | 10 (Typ)  | —  | ns |
| Rise Time           |                                                                                                                                      | t <sub>r</sub>      | 75 (Typ)  | —  |    |
| Turn-Off Delay Time |                                                                                                                                      | t <sub>d(off)</sub> | 75 (Typ)  | —  |    |
| Fall Time           |                                                                                                                                      | t <sub>f</sub>      | 50 (Typ)  | —  |    |
| Total Gate Charge   | (V <sub>DD</sub> = 48 V, I <sub>D</sub> = 12 A,<br>V <sub>GS</sub> = 10 V)<br>See Figure 11                                          | Q <sub>g</sub>      | 26 (Typ)  | 45 | nC |
| Gate-Source Charge  |                                                                                                                                      | Q <sub>gs</sub>     | 3.5 (Typ) | —  |    |
| Gate-Drain Charge   |                                                                                                                                      | Q <sub>gd</sub>     | 15 (Typ)  | —  |    |

### SOURCE DRAIN DIODE CHARACTERISTICS\*

|                       |                                                                                |                 |                             |     |     |
|-----------------------|--------------------------------------------------------------------------------|-----------------|-----------------------------|-----|-----|
| Forward On Voltage    | I <sub>S</sub> = 12 A, V <sub>GS</sub> = 0                                     | V <sub>SD</sub> | 3.0 (Typ)                   | 3.8 | Vdc |
| Forward Turn-On Time  | I <sub>S</sub> = 12 A, dI <sub>S</sub> dt = 100 A/μs,<br>V <sub>R</sub> = 30 V | t <sub>on</sub> | Limited by stray inductance |     |     |
| Reverse Recovery Time |                                                                                | t <sub>rr</sub> | 110 (Typ)                   | —   | ns  |

### INTERNAL PACKAGE INDUCTANCE

|                                                                                                                                                          |                |                        |        |    |
|----------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|------------------------|--------|----|
| Internal Drain Inductance<br>(Measured from contact screw on tab to center of die)<br>(Measured from the drain lead 0.25" from package to center of die) | L <sub>d</sub> | 3.5 (Typ)<br>4.5 (Typ) | —<br>— | nH |
| Internal Source Inductance<br>(Measured from the source lead 0.25" from package to center of pad)                                                        | L <sub>s</sub> | 7.5 (Typ)              | —      |    |

\*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%

## TYPICAL ELECTRICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Gate Threshold Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance Variation With Drain Current





Figure 6. On-Resistance Variation With Temperature



## SAFE OPERATING AREA INFORMATION

Figure 7. Maximum Rated Forward Biased Safe Operating Area





Figure 8. Maximum Rated Switching Safe Operating Area



## FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

## SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V_{(BR)DSS}$ . The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$

Figure 9. Resistive Switching Time versus Gate Resistance





Figure 10. Thermal Response



## TYPICAL CHARACTERISTICS

Figure 11. Gate Charge versus Gate-To-Source Voltage





Figure 12. Capacitance Variation With Voltage



## RESISTIVE SWITCHING

Figure 13. Switching Test Circuit







Figure 14. Switching Waveforms



## OUTLINE DIMENSIONS



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

## STYLE 5:

- PIN 1: GATE  
PIN 2: DRAIN  
PIN 3: SOURCE  
PIN 4: DRAIN

CASE 221A-04  
TO-220AB

| DIM | MIN   | MAX   | MIN   | MAX   |
|-----|-------|-------|-------|-------|
| A   | 14.48 | 15.75 | 0.570 | 0.620 |
| B   | 9.66  | 10.28 | 0.380 | 0.405 |
| C   | 4.07  | 4.82  | 0.160 | 0.190 |
| D   | 0.64  | 0.88  | 0.025 | 0.035 |
| F   | 3.61  | 3.73  | 0.142 | 0.147 |
| G   | 2.42  | 2.66  | 0.095 | 0.105 |
| H   | 2.80  | 3.93  | 0.110 | 0.155 |
| J   | 0.36  | 0.55  | 0.014 | 0.022 |
| K   | 12.70 | 14.27 | 0.500 | 0.562 |
| L   | 1.15  | 1.39  | 0.045 | 0.055 |
| N   | 4.83  | 5.33  | 0.190 | 0.210 |
| Q   | 2.54  | 3.04  | 0.100 | 0.120 |
| R   | 2.04  | 2.79  | 0.080 | 0.110 |
| S   | 1.15  | 1.39  | 0.045 | 0.055 |
| T   | 5.97  | 6.47  | 0.235 | 0.255 |
| U   | 0.00  | 1.27  | 0.000 | 0.050 |
| V   | 1.15  | —     | 0.045 | —     |
| Z   | —     | 2.04  | —     | 0.080 |