


**MOTOROLA
SEMICONDUCTOR
TECHNICAL DATA**

**Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement
Mode Silicon Gate TMOS**

3


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — IDSS, V_{DSS}(on), V_{GS(th)} and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



**MTP3N95
MTP3N100
MTP4N85
MTP4N90**

**TMOS POWER FETS
3 and 4 AMPERES
V_{DS(on)} = 4 OHMS
850, 900, 950
and 1000 VOLTS**



MAXIMUM RATINGS

Rating	Symbol	MTP				Unit
		4N85	4N90	3N95	3N100	
Drain-Source Voltage	V _{DSS}	850	900	950	1000	Vdc
Drain-Gate Voltage (R _{GS} = 1 MΩ)	V _{DGR}	850	900	950	1000	Vdc
Gate-Source Voltage — Continuous — Non-repetitive (t _p ≤ 50 μs)	V _{GS} V _{GSM}			± 20 ± 40		Vdc Vpk
Drain Current Continuous Pulsed	I _D I _{DM}		4 18		3 16	Adc
Gate Current — Pulsed	I _{GM}			1.5		Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D			75 0.6		Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}			– 65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	R _{θJC}	1.67	°C/W
Thermal Resistance Junction to Ambient	R _{θJA}	62.5	°C/W
Maximum Lead Temp. for Soldering Purposes, 1 8' from case for 5 seconds	T _L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MTP3N95, 100/MTP4N85, 90

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	850 900 950 1000	— — — —	Vdc
MTP4N85 MTP4N90 MTP3N95 MTP3N100				
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}$, $V_{GS} = 0$) ($V_{DS} = 0.8 \text{ Rated } V_{DSS}$, $V_{GS} = 0$, $T_J = 125^\circ\text{C}$)	I_{DSS}	— —	0.2 1	mA dc
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nA dc
Gate Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nA dc
ON CHARACTERISTICS				
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$) ($T_J = 100^\circ\text{C}$)	$V_{GS(\text{th})}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}$, $I_D = 1.5 \text{ Adc}$) ($V_{GS} = 10 \text{ Vdc}$, $I_D = 2 \text{ Adc}$)	$r_{DS(on)}$	— —	4 4	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 3 \text{ Adc}$) ($I_D = 1.5 \text{ Adc}$, $T_J = 100^\circ\text{C}$) ($I_D = 4 \text{ Adc}$) ($I_D = 2 \text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{DS(on)}$	— — — —	12 10 16 14	Vdc
Forward Transconductance ($V_{DS} = 10 \text{ V}$, $I_D = 1.5 \text{ A}$) ($V_{DS} = 10 \text{ V}$, $I_D = 2 \text{ A}$)	g_{fs}	2 2	— —	mhos
DYNAMIC CHARACTERISTICS				
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$	C_{iss}	—	1500
Output Capacitance		C_{oss}	—	150
Reverse Transfer Capacitance		C_{rss}	—	60
SWITCHING CHARACTERISTICS ($T_J = 100^\circ\text{C}$)				
Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$ See Figs. 8 and 9.	$t_{d(on)}$	—	40
Rise Time		t_r	—	40
Turn-Off Delay Time		$t_{d(off)}$	—	250
Fall Time		t_f	—	75
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS}$, $I_D = \text{Rated } I_D$, $V_{GS} = 10 \text{ Vdc}$) See Figs. 10 and 11.	Q_g	55 (typ)	85
Gate-Source Charge		Q_{gs}	30 (typ)	—
Gate-Drain Charge		Q_{gd}	25 (typ)	—
SOURCE DRAIN DIODE CHARACTERISTICS				
Forward On-Voltage	$(I_S = \text{Rated } I_D$, $V_{GS} = 0$) See Figs. 16 and 17.	V_{SD}	1.1 (typ)	1.5
Forward Turn-On Time		t_{on}	200 (typ)	ns
Reverse Recovery Time		t_{rr}	1000 (typ)	ns

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation with Temperature




Figure 3. Transfer Characteristics




Figure 4. Capacitance Variation




Figure 5. Normalized On-Resistance versus Temperature




Figure 6. Normalized Breakdown Voltage versus Temperature




Figure 7. Thermal Response

3

RESISTIVE SWITCHING




Figure 8. Switching Test Circuit




Figure 9. Switching Waveforms




Figure 10. Gate Charge Variation




Figure 11. Gate Charge Test Circuit

SAFE OPERATING AREA INFORMATION




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Rated Forward Biased Safe Operating Area




Figure 14. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The dc data of Figures 11 and 12 are based on a case temperature (T_C) of 25°C and a maximum junction temperature ($T_{J(max)}$) of 150°. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_D(25^\circ\text{C}) \left[\frac{T_{J(\text{max})} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)} \right]$$

where

$I_D(25^\circ\text{C})$ = the dc drain current at $T_C = 25^\circ\text{C}$ from Figures 11 and 12

$T_{J(\text{max})}$ = rated maximum junction temperature

T_C = device case temperature

P_D = rated power dissipation at $T_C = 25^\circ\text{C}$

$R_{\theta JC}$ = rated steady state thermal resistance

$r(t)$ = normalized thermal response from Figure 7

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 13 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 13 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(\text{max})} - T_C}{R_{\theta JC}}$$

OUTLINE DIMENSIONS

