MOTOROLA
SEMICONDUCTOR
TECHNICAL DATA

MTP3N95
MTP3N100
MTP4N85
MTP4N90

Designer's Data Sheet

Power Field Effect Transistor

N-Channel Enhancement Mode Silicon Gate TMOS

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS}, $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads

TMOS POWER FETs
3 and 4 AMPERES
$r_{DS(on)}$ = 4 OHMS
850, 900, 950 and 1000 VOLTS





CASE 221A-04
TO-220AB

3

MAXIMUM RATINGS

Rating	Symbol	MTP 4N85	MTP 4N90	MTP 3N95	MTP 3N100	Unit
Drain-Source Voltage	V_{DSS}	850	900	950	1000	Vdc
Drain-Gate Voltage (R_{GS} = 1 MΩ)	V_{DGR}	850	900	950	1000	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50\ \mu s$)	V_{GS} V_{GSM}	±20 ±40				Vdc Vpk
Drain Current Continuous Pulsed	 I_D I_{DM}	 4 18		 3 16		Adc
Gate Current — Pulsed	I_{GM}	1.5				Adc
Total Power Dissipation @ T_C = 25°C Derate above 25°C	P_D	75 0.6				Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	−65 to 150				°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Junction to Case	$R_{\theta JC}$	1.67	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	62.5	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T_L	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (V_{GS} = 0, I_D = 0.25 mA)	MTP4N85 MTP4N90 MTP3N95 MTP3N100	$V_{(BR)DSS}$	850 900 950 1000	— — — —	Vdc
Zero Gate Voltage Drain Current (V_{DS} = Rated V_{DSS}, V_{GS} = 0) (V_{DS} = 0.8 Rated V_{DSS}, V_{GS} = 0, T_J = 125°C)		I_{DSS}	— —	0.2 1	mAdc
Gate-Body Leakage Current, Forward (V_{GSF} = 20 Vdc, V_{DS} = 0)		I_{GSSF}	—	100	nAdc
Gate Body Leakage Current, Reverse (V_{GSR} = 20 Vdc, V_{DS} = 0)		I_{GSSR}	—	100	nAdc
ON CHARACTERISTICS					
Gate Threshold Voltage (V_{DS} = V_{GS}, I_D = 1 mA) (T_J = 100°C)		$V_{GS(th)}$	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance (V_{GS} = 10 Vdc, I_D = 1.5 Adc) (V_{GS} = 10 Vdc, I_D = 2 Adc)	MTP3N95/3N100 MTP4N85/4N90	$r_{DS(on)}$	— —	4 4	Ohm
Drain-Source On-Voltage (V_{GS} = 10 V) (I_D = 3 Adc) (I_D = 1.5 Adc, T_J = 100°C) (I_D = 4 Adc) (I_D = 2 Adc, T_C = 100°C)	MTP3N95/3N100 MTP4N85/4N90	$V_{DS(on)}$	— — — —	12 10 16 14	Vdc
Forward Transconductance (V_{DS} = 10 V, I_D = 1.5 A) (V_{DS} = 10 V, I_D = 2 A)	MTP3N95/3N100 MTP4N85/4N90	g_{fs}	2 2	— —	mhos
DYNAMIC CHARACTERISTICS					
Input Capacitance	(V_{DS} = 25 V, V_{GS} = 0, f = 1 MHz)	C_{iss}	—	1500	pF
Output Capacitance		C_{oss}	—	150	
Reverse Transfer Capacitance		C_{rss}	—	60	
SWITCHING CHARACTERISTICS (T_J = 100°C)					
Turn-On Delay Time	(V_{DD} = 25 V, I_D = 0.5 Rated I_D R_{gen} = 50 ohms) See Figs. 8 and 9.	$t_{d(on)}$	—	40	ns
Rise Time		t_r	—	40	
Turn-Off Delay Time		$t_{d(off)}$	—	250	
Fall Time		t_f	—	75	
Total Gate Charge	(V_{DS} = 0.8 Rated V_{DSS}, I_D = Rated I_D, V_{GS} = 10 Vdc) See Figs. 10 and 11.	Q_g	55 (typ)	85	nC
Gate-Source Charge		Q_{gs}	30 (typ)	—	
Gate-Drain Charge		Q_{gd}	25 (typ)	—	
SOURCE DRAIN DIODE CHARACTERISTICS					
Forward On-Voltage	(I_S = Rated I_D, V_{GS} = 0) See Figs. 16 and 17.	V_{SD}	1.1 (typ)	1.5	Vdc
Forward Turn-On Time		t_{on}	200 (typ)	—	ns
Reverse Recovery Time		t_{rr}	1000 (typ)	—	ns

3

TYPICAL CHARACTERISTICS



Figure 1. On-Region Characteristics



Figure 2. Gate-Threshold Voltage Variation with Temperature



Figure 3. Transfer Characteristics



Figure 4. Capacitance Variation



Figure 5. Normalized On-Resistance versus Temperature



Figure 6. Normalized Breakdown Voltage versus Temperature



Figure 7. Thermal Response

RESISTIVE SWITCHING



Figure 8. Switching Test Circuit



Figure 9. Switching Waveforms



Figure 10. Gate Charge Variation



V_{in} = 15 V_{pk}; PULSE WIDTH ≤ 100 μs, DUTY CYCLE ≤ 10%

Figure 11. Gate Charge Test Circuit

SAFE OPERATING AREA INFORMATION



Figure 12. Maximum Rated Forward Biased Safe Operating Area



Figure 13. Maximum Rated Forward Biased Safe Operating Area



Figure 14. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The dc data of Figures 11 and 12 are based on a case temperature (T_C) of 25°C and a maximum junction temperature (T_{Jmax}) of 150°. The actual junction temperature depends on the power dissipated in the device and its case temperature. For various pulse widths, duty cycles, and case temperatures, the peak allowable drain current (I_{DM}) may be calculated with the aid of the following equation:

$$I_{DM} = I_{D(25°C)}\left[\frac{T_{J(max)} - T_C}{P_D \cdot R_{\theta JC} \cdot r(t)}\right]$$

where

$I_{D(25°C)}$ = the dc drain current at T_C = 25°C from Figures 11 and 12
$T_{J(max)}$ = rated maximum junction temperature
T_C = device case temperature
P_D = rated power dissipation at T_C = 25°C
$R_{\theta JC}$ = rated steady state thermal resistance
r(t) = normalized thermal response from Figure 7

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 13 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 13 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$

OUTLINE DIMENSIONS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.75	0.570	0.620
B	9.66	10.28	0.380	0.405
C	4.07	4.82	0.160	0.190
D	0.64	0.88	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.42	2.66	0.095	0.105
H	2.80	3.93	0.110	0.155
J	0.36	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.15	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.15	1.39	0.045	0.055
T	5.97	6.47	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
2. CONTROLLING DIMENSION: INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

CASE 221A-04
TO-220AB