

**P-CHANNEL ENHANCEMENT MODE POWER MOSFET**

# MTP4411Q8

BV <sub>DSS</sub>	-30V
I <sub>D</sub>	-5.3A
R <sub>DSON</sub> @V <sub>GS</sub> =-10V, I <sub>D</sub> =-5.3A	35mΩ (typ)
R <sub>DSON</sub> @V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-4.2A	56mΩ (typ)


## Description

The MTP4411Q8 is a P-channel enhancement-mode MOSFET, providing the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost effectiveness. The SOP-8 package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.


## Features

- Simple drive requirement
- Low on-resistance
- Fast switching speed
- Pb-free lead plating package

## Equivalent Circuit



## Outline



## Ordering Information

Device	Package	Shipping	Marking
MTP4411Q8	SOP-8 (Pb-free lead plating package)	2500 pcs/ Tape & Reel	4411



**Absolute Maximum Ratings** (Ta=25°C)

Parameter	Symbol	Limits	Unit
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	-30	V
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Continuous Drain Current (Note 1)	I <sub>D</sub>	-5.3	A
Pulsed Drain Current (Note 2)	I <sub>DM</sub>	-24	A
Total Power Dissipation (Note 1)	P <sub>d</sub>	2.5	W
Linear Derating Factor		0.02	W / °C
Operating Junction Temperature	T <sub>j</sub>	-55~+150	°C
Storage Temperature	T <sub>stg</sub>	-55~+150	°C
Thermal Resistance, Junction-to-Ambient (Note 1)	R <sub>th,j-a</sub>	50	°C/W

Note : 1.Surface mounted on FR-4 board, t≤10sec.  
 2.Pulse width ≤300μs, Duty Cycle≤2%

**Electrical Characteristics** (Tj=25°C, unless otherwise specified)


Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
BV <sub>DSS</sub>	-30	-	-	V	V <sub>GS</sub> =0, I <sub>D</sub> =-250μA
V <sub>GS(th)</sub>	-1	-1.5	-2.5	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA
I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0
I <sub>DSS</sub>	-	-	-1	μA	V <sub>DS</sub> =-30V, V <sub>GS</sub> =0
*R <sub>DS(ON)</sub>	-	35	40	mΩ	I <sub>D</sub> =-5.3A, V <sub>GS</sub> =-10V
	-	56	60		I <sub>D</sub> =-4.2A, V <sub>GS</sub> =-4.5V
*G <sub>FS</sub>	-	8	-	S	V <sub>DS</sub> =-5V, I <sub>D</sub> =-5.3A
<b>Dynamic</b>					
C <sub>iSS</sub>	-	730	-	pF	V <sub>DS</sub> =-15V, V <sub>GS</sub> =0, f=1MHz
C <sub>oSS</sub>	-	80	-		
C <sub>rSS</sub>	-	68	-		
*t <sub>d(ON)</sub>	-	9	-	ns	V <sub>DD</sub> =-15V, I <sub>D</sub> =-1A, V <sub>GS</sub> =-10V, R <sub>G</sub> =6Ω, R <sub>D</sub> =15Ω
*t <sub>r</sub>	-	10	-		
*t <sub>d(OFF)</sub>	-	37	-		
*t <sub>f</sub>	-	23	-		
*Q <sub>g</sub>	-	11.7	-	nC	V <sub>DS</sub> =-15V, V <sub>GS</sub> =-10V, I <sub>D</sub> =-5.3A
*Q <sub>gs</sub>	-	2.1	-		
*Q <sub>gd</sub>	-	2.9	-		
<b>Source Drain Diode</b>					
*V <sub>SD</sub>	-	-0.84	-1.2	V	V <sub>GS</sub> =0V, I <sub>S</sub> =-1.7A

\*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%




**Typical Characteristics**


Typical Output Characteristics




Breakdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Source Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




**Typical Characteristics(Cont.)**


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Junction Temperature




**Typical Characteristics(Cont.)**


Transient Thermal Response Curves



**Reel Dimension**




**Carrier Tape Dimension**



**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


**Recommended temperature profile for IR reflow**



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T <sub>smax</sub> to T <sub>p</sub> )	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T <sub>s min</sub> )	100°C	150°C
-Temperature Max(T <sub>s max</sub> )	150°C	200°C
-Time(t <sub>s min</sub> to t <sub>s max</sub> )	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T <sub>L</sub> )	183°C	217°C
- Time (t <sub>L</sub> )	60-150 seconds	60-150 seconds
Peak Temperature(T <sub>P</sub> )	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

**SOP-8 Dimension**



\*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1890	0.2007	4.80	5.10	I	0.0098	REF	0.25	REF
B	0.1496	0.1654	3.80	4.20	J	0.0118	0.0354	0.30	0.90
C	0.2283	0.2441	5.80	6.20	K	0.0074	0.0098	0.19	0.25
D	0.0480	0.0519	1.22	1.32	L	0.0145	0.0204	0.37	0.52
E	0.0138	0.0193	0.35	0.49	M	0.0118	0.0197	0.30	0.50
F	0.1472	0.1527	3.74	3.88	N	0.0031	0.0051	0.08	0.13
G	0.0531	0.0689	1.35	1.75	O	0.0000	0.0059	0.00	0.15
H	0.1889	0.2007	4.80	5.10					

- Notes: 1. Controlling dimension: millimeters.  
 2. Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3. If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.