

# MU9C8148 SRT Interface

# DATA SHEET DRAFT

## DISTINCTIVE CHARACTERISTICS

- Supports High-speed Source Routing or Source Routing Transparent Bridging for up to eight ports
   Automatically selects Source Routed or Transparent filtering routines based on Transceiver output data, a
- Glue-free operation with the MUSIC MU9C1480 LANCAM and Texas Instruments' Token Ring chip set
- Configurable for either Motorola or Intel processor addressing modes
- Complies with the IEEE standards for 4 and 16 Mb/s
  Token Ring
- Contains a 128-entry Instruction Buffer that holds up to seven down-loadable filtering and purging routines, which can be automatically or directly invoked
- Automatically selects Source Routed or Transparent filtering routines based on Transceiver output data, and supplies the proper Match, Fail, or Flush signals to the MAC chips
- Built-in arbitration allows two MU9C8148s to share a central LANCAM database
- · Selectable filtering options for each frame type
- Frame validity is checked on all Routing Information Fields
- · Manufactured in CMOS technology
- Available in 68-pin PLCC package and 80-pin TQFP package

### **GENERAL DESCRIPTION**


The MU9C8148 is a Source Routing Transparent (SRT) Interface for the MUSIC Semiconductors MU9C1480 LANCAM for use in Token Ring LAN Bridges and Brouters. This interface operates in accordance with IEEE standards while supporting address filtering rates up to 150,000 frames/sec for minimum-length frames.

The MU9C8148 has four interfaces to provide glue-free address filtering. The Transceiver interface monitors receive data from the Transceiver to the MAC, and determines whether to filter according to Source Routing or Transparent Bridging standards. The MAC interface supplies Match, Fail, and Flush signals to instruct the Token Ring controller to reject or copy a frame. The LANCAM interface controls the companion LANCAM(s) for Transparent filtering. The Host Processor interface allows for direct initialization of the MU9C8148, and downloading of the filtering and purging routines, to offload the communication processor.

The MU9C8148 can choose to copy or reject a frame depending on the frame type (MAC, LLC, or reserved), and can perform multiple validity checks on the Routing Information Field (RIF), including general checks on every Routing Control Field (RCF), as well as multiple frame related checks.


The Instruction Buffer can be loaded with up to 128 instructions at initialization for the LANCAM routines such as matching, learning, aging, purging, and data buffering operations. Internal arbitration controls access to the LANCAM. Separate arbitration pins allow two MU9C8148s to easily form a dual-port Bridge by sharing a central LANCAM-based station list.

With seven Ring-Bridge-Ring number combinations stored internally, the MU9C8148 can also operate as a source routing accelerator in multi-port Token Ring Bridge/Brouter environments.



LANCAM, the MUSIC logo, and the phrase "MUSIC Semiconductors" are registered trademarks of MUSIC Semiconductors. MUSIC is a trademark of MUSIC Semiconductors. This device takes advantage of features in the LANCAM patented under U.S. Patent 5,383,146.

15 April 1997 Rev. 5.5 Draft Web



## PIN DESCRIPTIONS

(/X indicates an active LOW function)

### LANCAM Interface:

### DQ15–DQ0 (Data Bus, Input/Output, TTL)

The DQ15–DQ0 lines transfer data, commands and status between the MU9C8148 and the LANCAM. The direction and nature of the information that flows between the devices is determined by the states of /CM and /W.

### /E (Chip Enable, Output, Three-state TTL)

The /E output enables the LANCAM while LOW and registers /W, /CM, /EC and DQ15–DQ0 (if /W is LOW) on the falling edge of /E. If /W is HIGH, data on DQ15–DQ0 from the LANCAM is valid on the rising edge of /E.

### /W (Write Enable, Output, Three-state TTL)

The /W output selects the direction of data flow during a LANCAM cycle. DQ15–DQ0 write to the LANCAM if /W is LOW at the falling edge of /E. Read data is output from the LANCAM to DQ15–DQ0 on the rising edge of /E if /W is HIGH at the falling edge of /E.

## /CM (Data/Command Select, Output, Three-state TTL)

The /CM signal determines whether DQ15–DQ0 contain LANCAM data or commands. /CM is LOW at the falling edge of /E for Command cycles and HIGH for Data cycles.

Rev. 5.5 Draft web

### /EC (Enable Comparison, Output, Three-state TTL)

The /EC signal enables the LANCAM /MF pin to output the results of a comparison. If /EC is LOW at the falling edge of /E for a given cycle, the LANCAM /MF output is enabled on the rising edge of /E. If /EC is HIGH, the LANCAM /MF output is held HIGH.

#### /MI (Match Flag, Input, TTL)

The LANCAM /MF pin takes the MU9C8148's /MI input LOW if a valid match occurs during a Comparison cycle, and /EC was also LOW at the start of that cycle. The state of the /MI pin controls branching in the MU9C8148's routines.

### /FI (Full Flag, Input, TTL)

The /FI input will be driven LOW by the LANCAM /FF output pin if all the LANCAM memory locations have valid contents. The status of the /FI pin can be read by the Host processor from the MU9C8148's Control register.

### Transceiver Interface:

#### RXD (Receive Data, Input, TTL)

The RXD pin monitors the data received by the TMS38053/4 from the Token Ring. RXD is clocked on the rising edge of RXC.

### PIN DESCRIPTIONS (CONT'D)

### RXC (Receive Clock, Input, TTL)

The rising edge of RXC clocks the RXD data received by the TMS38053/4 from the Token Ring. The RXC clock is also used to generate the control signals to the LANCAM, and controls the internal operation of the MU9C8148.

### /RDY (Ring Interface Ready, Input, TTL)

The /RDY pin is taken LOW by the TMS38053/4 to indicate the presence of received data. /RDY must be HIGH if the RXD data is not valid.

### MAC Interface:

### XMATCH (Match, Output, Three-state TTL)

XMATCH goes HIGH in combination with XFAIL going LOW to indicate that the frame currently being received should be copied. If XFAIL is HIGH, XMATCH is forced LOW.

### XFAIL, /FLUSH (FAIL/FLUSH, Output, Three-state TTL)

The function of this pin is defined by the Control register. If the MU9C8148 is connected to a TMS380CX6, this pin is defined as XFAIL, which goes HIGH when XMATCH goes LOW, to tell the TMS380CX6 to discard the frame and flush the receive buffer.

### Host Processor Interface:

### ALE, SRNW (Address Latch Enable/System Read Not Write, Input, TTL)

This pin is ALE when the MU9C8148 is used in the Intel mode. The falling edge of ALE latches the address on the address lines. If the MU9C8148 is in the Motorola mode, this pin becomes SRNW, and is HIGH for a Host Processor Read cycle and LOW for a Write cycle.

### /CS (Chip Select, Input, TTL)

/CS going LOW enables the Host Processor interface of the MU9C8148 for a Host Processor read or write. When /CS is HIGH, /HBRDY goes three-state and the Host Processor interface is disabled.

### A4–A0 (Address, Input, TTL)

The Address pins select the internal register for Host processor reads and writes. In the Intel mode, the Address pins are latched by the falling edge of ALE. In the Motorola mode, the Address pins must remain stable until the rising edge of /LD and /UDS, as shown in the Timing diagrams.

### D15–D0 (Data, Common I/O, TTL)

The Data pins transfer data between the Host Processor and the internal registers of the MU9C8148. The data pins are registered on the falling edge of /HBRDY in the Write mode, and are valid on the falling edge of /HBRDY in the Read mode, as shown in the Timing diagrams.

### /RS, /LDS (Read Strobe/Lower Data Strobe, Input, TTL)

In the Intel mode, this pin is /RS and is taken LOW to begin a read cycle to the Host Processor interface. Data on D(15-0) is valid when /HBRDY goes LOW. In the Motorola mode, this pin is /LDS for Host processor read and write cycles. The falling edge of /LDS or /UDS begins the cycle; data is strobed when /HBRDY goes LOW for a Write cycle, and is valid on D(15-0) when /HBRDY goes LOW for a Read cycle.

### /WS, /UDS (Write Strobe/Upper Data Strobe, Input, TTL)

In the Intel mode, this pin is /WS, and is taken LOW to begin a write cycle from the Host Processor interface. Data on D(15-0) is strobed into the MU9C8148 when /HBRDY goes LOW. In the Motorola mode, this pin is /UDS for Host processor read and write cycles. The falling edge of /LDS or /UDS begins the Write cycle; data is strobed when /HBRDY goes LOW for a Write cycle, and is valid on D(15-0) when /HBRDY goes LOW for a Read cycle.

#### /HBRDY (Ready, Output, Three-state TTL)

/HBRDY goes LOW to indicate to the Host processor that a data transfer is completed for a Write cycle or that data is valid for a Read cycle. After the Host processor takes /RS, /WS, or /LDS and /UDS HIGH, the MU9C8148 takes /HBRDY HIGH. /HBRDY becomes three-state one RXC period after it goes HIGH, or when /CS goes HIGH.

### /HBEN (Data Buffer Enable, Output, TTL)

/HBEN goes LOW to enable external bi-directional buffers, if are needed on the D15–D0 lines. /HBEN goes HIGH to disable the external buffers.

### /HBDIR (Data Buffer Direction, Output, TTL)

/HBDIR controls the direction of data flow in external bi-directional buffers. /HBDIR goes LOW to enable data flowing to the MU9C8148 and HIGH to enable data coming from the MU9C8148 registers.

#### /INT (Interrupt, Output, Open Drain)

This pin goes LOW to notify the Host processor that the MU9C8148 is running an Instruction Buffer routine, therefore accessing the LANCAM. /INT will remain LOW as long the routine is running.

### **PIN DESCRIPTIONS (CONT'D)**

### Arbitration Signals between two MU9C8148s:

### /RQ (Request, Output, TTL)

The /RQ pin is used to arbitrate access to a shared LANCAM, and goes LOW when access is required to the LANCAM. /RQ of one MU9C8148 is connected to /RQI on the other MU9C8148 to provide notification that a LANCAM access is pending. One MU9C8148 is configured as Master, and the other as Slave, to resolve conflicts. /RQ goes HIGH after the LANCAM interface transactions are completed.

### /RQI (Request Indication, Input, TTL)

If /RQI goes LOW, another MU9C8148 has a request pending for access to the LANCAM. The LANCAM interface on this chip is then disabled, and execution of routines is posponed until /RQI goes HIGH. This pin must be tied HIGH if it is not used.

### Miscellaneous:

### /RESET (Hardware Reset, Input, TTL)

Taking /RESET LOW for at least 2 RXC cycles sets the MU9C8148 to a predefined state. The contents of all registers

are 0000H after a Hardware reset (except for register 04H), all three-state pins are High-Z, and all TTL output pins will be HIGH.

### /FULL, /EMPTY (Full/Empty, Output, Open Drain)


If part of the Instruction buffer in the MU9C8148 is configured as a FIFO, this active-LOW pin can be configured to signal whether the FIFO is full (all entries contain valid data) or empty (no entry contains data). The definition of this signal is programmed in the FIFO Control register.

### /INTEL (HPI Selection, Input, TTL)

The /INTEL pin identifies which type of microcontroller is connected to the Host Processor interface. This pin is set LOW for Intel-type addressing modes and HIGH for Motorola-type addressing modes.

### VCC, GND (Positive Power Supply and Ground)

These pins are the main power supply connections to the MU9C8148. VCC must be held at +5V  $\pm$  10% relative to the GND pin, which is at 0V (system reference potential), for correct operation of the device.



veb

### FUNCTIONAL DESCRIPTION

Referring to the Block diagram shown on Page 1, the MU9C8148 consists of four functional blocks: the Transparent Bridging (TB) block, the Source Routing Block (SRB), the Instruction Buffer (IB), and the Arbiter. Four interfaces connect the MU9C8148 to the Transceiver, the MAC controller, the Host processor, and the LANCAM. For a detailed description of Token Ring frames, refer to IEEE Standard 802.5, or the IBM Token-Ring Network Architecture Reference.

### Transparent Bridging Block

If a frame does not contain an RIF, the TB block makes decisions whether to copy or discard a frame based on the Destination address (DA). If the bridge is set for Transparent bridging only (the TBO bit in the Control register is HIGH, disabling the SRB), the TB block also makes copy or discard decisions for frames which do contain an RIF. The TB block parses the data as received from the Transceiver off the Token Ring network, and indicates to the MAC whether to assert the XMATCH and/or XFAIL (/FLUSH) signals. For each frame, the TB block examines the Token bit, the Frame Type bits, the Destination address (DA), and the Source address (SA), which contains the Routing Information indicator (RII).

The Token bit signals whether the current frame is a Token or a regular frame. If the Token bit is LOW, a Token frame is being received, and the TB block discards the frame. For a regular frame, the Frame Type bits signify the type of frame (LLC, MAC, or Reserved) being received, and the TB block decides to copy or discard the frame, based on the settings in the Frame Type Selection register and the results of filtering on the Destination address (DA).

Positive or negative filtering on the DA can be done for frames without an RIF, or for all frames when the bridge is set for Transparent bridging only, based on the setting of the PONNE bit in the Transparent Bridging register. Positive filtering implies that a frame should be forwarded if its DA is found in the LANCAM address database. Routine 0 in the instruction buffer examines the DA field to determine whether a frame should be copied or not. The results of this comparison are used to notify the LAN controller to copy or discard the frame. Negative filtering implies that a frame should be forwarded if its DA is not found in the address database. In this case, the MU9C8148 checks the DA before routine 0 is started to differentiate between MAC, Broadcast, Functional and Group addresses. Based upon the settings of the Transparent Bridging register, the TB block discards a frame whose DA is a Broadcast, Functional and/or Group address before Routine 0 is started.

If the MU9C8148 is not used in a Transparent Bridging Only mode and a frame containing an RIF is received, Routine 2 in the Instruction buffer can be started. The results of this comparison are combined with the output of the SRB to instruct the LAN controller to copy or discard the frame. Routine 2 can only perform positive filtering.

The Source address (SA) of a frame can be used to update the database of addresses stored in the LANCAM. Routine 1 in the Instruction buffer checks the SA of a frame against all the entries in the database, and if the SA is not found, the address is new, and if the frame received is error free, the address can be learned by adding it to the LANCAM database. Learning can

be enabled on the four different frame types (MAC, LLC and two types of reserved frames) individually. For each frame type, a choice between two different learning routines can be made in the Transparent Bridging register. Note that learning can only take place when the RII bit of the frame is ZERO, or for every frame when the TBO bit is HIGH. Thus, Routine 0 or Routine 2 is started after the RII bit is received and evaluated. Routine 1 is started by the TB block after the Frame Status field has been received and the frame found to be error-free.

#### Source Routing Block

The Source Routing Block (SRB) only decides to copy or discard a frame if it contains an RIF, and the MU9C8148 is not in TBO mode. The SRB (in combination with the results of Routine 2 of the TB) notifies the MAC interface how to assert its output flags.

When a frame is received, the SRB checks whether the Token bit in the AC field is LOW, in which case a Token frame is being received and no further processing is necessary. If the Token bit is HIGH, a regular frame is being received and the SRB examines the Frame Type bits in the FC field, which give the type of frame being received. The frame types to be processed by the SRB (those with an RIF) are selectable in the Frame Type Selection register. If the RII bit is HIGH, the SRB signals the MAC interface, based on the frame type and the settings in the Frame Type Selection register, either to discard the frame and flush the buffer, or to continue to check the RIF of the frame, or to accept the frame. If the RII is LOW, the SRB is not allowed to process the frame any further and waits for the next frame to arrive.

If a copy/discard decision is to be made based on the RIF, the SRB examines the information contained in the RCF. If the length (LTH) bits of the RCF indicate a length equal to zero, or contain an odd length, or if the length of the RIF is longer than the allowed length stored in the RIF Length register, reception of the frame is stopped, and the SRB indicates that the frame is to be discarded. The D bit of the Routing Control Field (RCF) indicates which direction the Routing Descriptors (RDs) of the RIF should be interpreted.

The SRB provides for seven Ring(in)–Bridge–Ring(out) combinations (LIN-BN-LOUT) stored in the Source Ring Number register and Bridge/Destination Ring Number registers. LIN is the LAN ID of the ring connected to that specific port, while the BN(s) and LOUT(s) depend on the topology of the network and the bridge design. The SRB provides for checks between the LAN ring numbers and bridge numbers contained in every RD with every LIN-BN-LOUT stored, allowing the user to develop an SR(T) bridge with an internal virtual ring, or a bridge with a Full Mesh design (IEEE P802.5M).

If the Routing Type (RT) bits are equal to 0XXB, a Specifically-Routed Frame (SRF) is being received, and should be forwarded on the conditions shown in Table 1. If the RT bits are equal to 10XB, the frame is an All Routes Explorer (ARE) frame, and should be handled as shown in Table 1. If the RT bits are equal to 11XB, the frame is a Spanning Tree Explorer (STE) frame, and should be dealt with as shown in Table 1 Also described in Table 1 are the conditions on which the Error counters (Register 17H) are incremented.

Туре	Condition	Action		
Specifically Routed Frame	A prestored LIN-BN-LOUT combination is found in the RIF & that LOUT has occurred only once in the RIF.	Copy frame. Signal MAC Interface.		
	A prestored LIN-BN-LOUT combination is found in the RIF & that LOUT has occurred more than one time in the RIF.	Discard frame. Signal MAC Interface. Increment DUPLOUT counter.		
ically F Frame	No prestored LIN-BN-LOUT combination is found in the RIF.	Discard frame. Signal MAC Interface.		
pecif	#RDs ≥ SRFRD	Discard frame. Signal MAC Interface.		
S	Prestored LIN is found more than once in the RIF.	Discard frame. Signal MAC interface.		
ð	LTH = 2	Copy frame. Signal MAC Interface.		
All Routes Explorer Frame	Last LOUT in RIF ≠ LIN, LTH ≠ 2	Discard frame. Signal MAC Interface. Increment LANIDMISMATCH counter.		
	#RDS ≥ ARERD	Discard frame. Signal MAC Interface. Increment ARERDLIMITEXCEEDED counter.		
ll Rout	Not all prestored LOUTs in RIF #RDS < ARERD	Copy frame. Signal MAC Interface.		
٩	All prestored LOUTs in RIF, LTH ≠ 2	Discard frame. Signal MAC Interface.		
	LTH = 2	Copy frame. Signal MAC Interface.		
Frames	Last LOUT in RIF ≠ LIN, LTH ≠ 2	Discard frame, Signal MAC Interface. Increment LANIDMISMATCH counter.		
Spanning Tree Explorer Frames	#RDS ≥ STERD	Discard frame. Signal MAC Interface. Increment STERDLIMITEXCEEDED counter.		
	Not all prestored LOUTs in RIF #RDS < STERD	Copy frame. Signal MAC Interface.		
	All prestored LOUTs in RIF, LTH ≠ 2	Discard frame. Signal MAC Interface. Increment DUPLANIDORTREEERRO counter.		
	Bit DISSTE = ONE	Discard frame. Signal MAC Interface.		

Note: Signalling takes place at the end of the RIF. Discard actions overrule copy actions. The result of the SRB is OR'ed with the result of Routine 2, whereby the copy action overrules.

## **Table 1: Source Routing Forwarding Conditions**

### FUNCTIONAL DESCRIPTION (CONT'D)

#### Instruction Buffer

The Instruction buffer (IB) shown in Figure 1 consists of the following: the 128-entry Instruction storage, the Instruction pointer (IP), the Address pointer, the Start address registers, the FIFO, and FIFO control registers.

The Instruction Storage (IS) can store up to seven down-loaded routines which contain instructions for the LANCAM to execute, plus room for data storage. The IS location accessed by the Host processor port is controlled by an auto-incrementing Address pointer, which is part of the Control register. Each instruction is a 16-bit LANCAM op-code or data word along with 3 bits that indicate the level of /W, /CM, /EC during the instruction. An additional S-bit is used to indicate whether this entry is a LANCAM instruction or a MU9C8148 instruction.

The Instruction pointer (IP) points to the instruction currently executing. At the start of a routine the IP is loaded with the appropriate Start address. The IP can also be loaded from Branch Routine addresses or addresses contained in an instruction itself. For example, when a "Wait for a match" instruction is executed and no match has occurred, the IP is loaded with the address of the next instruction to execute.

The Start Address registers contain the start addresses of all seven routines. When a routine is started, this address is copied into the IP and execution is started. In addition to the regular start addresses, two Branch Routine addresses are available in the IB Start I register and are selected based on the received frame type, as enabled in the Transparent Bridging register. If a "Wait for match then execute at Branch Routine address selected" instruction is executed and no match occurs, the IP is loaded with the Branch Routine address.

Part of the IS may be used as a FIFO for data storage. Data from the routines can be moved either to or from the Host Processor interface through the FIFO. While routines are loaded into the IS from 00H up towards 7FH, the FIFO goes from 7FH down to the limit set in the FIFO control register. The functionality of the /FULL or /EMPTY flag is programmed in the FIFO Control register to prevent FIFO overflow or underflow situations.

#### **Programming and Execution of Routines**

The IS is loaded and read through the IB register in two 16-bit cycles. The first 16-bit cycle moves the data on the D15–D0 lines of the Host Processor interface into the data field of the location in the IB indicated by the Address pointer in the Control register, or vice-versa in case of a read from the IB register. The second 16-bit word is written to or read from the /W, /CM, /EC, and /S bits of that same location.

The Control register contains an Address pointer that selects the accessed location in the IS. The Address pointer can be read out or overwritten. It is incremented when the Host processor has completed the two write or read cycles to one location of the IB.

Routines in the instruction buffer can be started either by the Host processor (Routines 3–6 only) or the Transparent Bridging block. If a routine is started by the Host processor, it can be

either started directly, or after an RII has been received, or after the second C bit of the Frame Status field has been received. If the STDIR bit of a specific routine is set HIGH, the routine is started immediately. If the START bit of a specific routine is set to HIGH, the routine is started directly after an RII has been received (SA/DA is HIGH) or after the second C bit has been received (SA/DA is LOW). After execution has finished, the START and STDIR bits are set LOW. If the AUTOSTART bit for Routines 3, 4, 5 or 6 is set HIGH in the IB Start II register, that routine is started for every frame received directly after an RII has been received (when SA/DA is HIGH), or after the second C bit has been received (when SA/DA is SOW). If more than one routine should be started at the same time, the routine with the numerically lowest start address is started first.

The TB block starts Routine 0, 1 or 2 when the enable bit of that routine is set HIGH. Routines 0 and 2, used for DA comparison, are started directly after the RII while Routine 1, used for SA comparison, is started after the last C bit of the FS field has been received, and if the frame was error-free.

### Arbiter

The Arbiter block has two primary tasks: 1) Arbitration between the execution of different routines stored in the Instruction Buffer; and, 2) Arbitration between two MU9C8148's when they are sharing the same LANCAM.

### **Routine Priorities**

Of the seven routines stored in the Instruction buffer, execution of Routines 0–2 is time critical because there is a direct relation to the incoming data stream of the Token Ring; therefore, they have the highest priority and cannot be interrupted by other routines. The time length of Routines 0 or 2 plus Routine 1 must fit in the time interval of a minimum length frame. Routines 3–6 have a lower priority and they can be interrupted by routines having a lower number.

During execution of Routine 0–2, no lower priority routine can be started. When a second routine is programmed to be started and execution of the first routine has ended, this second routine is started immediately afterward. A currently running routine can be interrupted by a higher priority routine, and the lower priority routine will re-start from the beginning immediately after the interrupting routine is finished.

#### Host Processor Access

The Address bus, A(4-0), is used to select the Registers, Instruction Buffer, or LANCAM for access from the Host processor port. Direct access to the LANCAM through registers 18H to 1FH should only be used for LANCAM initialization and should be completed prior to enabling IB routines. After that, new addresses written to the LANCAM by the host processor should be first stored in the IB, and a routine started that transfers it to the LANCAM. Access to the IB is arbitrated if network activity triggers a pre-stored routine. The /INT pin goes LOW (the INT bit in the Control register goes HIGH) to notify the host processor that a routine is running. (If an access to the IB is attempted while /INT is LOW, the return of /HBRDY is delayed slightly until the routine instruction currently executing is completed.) /INT will stay LOW until all routines have completed. The processor can then re-issue its request.

### FUNCTIONAL DESCRIPTION (CONT'D)

For a non-arbitrated Write cycle, /HBEN and /HBDIR go LOW after the second rising edge of RXC past the falling edge of /WS (Intel mode) or /UDS and /LDS (Motorola mode). /HBRDY goes LOW after the second rising edge of RXC past the falling edge of /HBEN for Register and Instruction Buffer write cycles, and after the 8th rising edge of RXC past the falling edge of /HBEN for CAM write cycles. The write data on the D(15-0) bus is strobed by the rising edge of RXC that outputs /HBRDY.

For a non-arbitrated Read cycle, /HBEN goes LOW after the third rising edge of RXC past the falling edge of /RS (Intel mode) or /UDS and /LDS (Motorola mode). /HBRDY goes LOW after the first rising edge of RXC past the falling edge of /HBEN for a Register read cycle, the 4th rising edge of RXC past the falling edge of /HBEN for an Instruction Buffer read cycle, and the 7th rising edge of RXC past the falling edge of /HBEN for a CAM read cycle. Read data is output to the D(15-0) bus immediately prior to /HBRDY going LOW.

For both non-arbitrated Write and Read cycles, /HBRDY goes HIGH after the first rising edge of RXC past the rising edge of /WS or /RS in Intel mode or /UDS, /LDS in Motorola mode. /HBEN and /HBDIR return HIGH and /HBRDY will go three-state after the next rising edge of RXC.

On a FIFO write, /HBRDY goes LOW after the fifth rising edge of RXC past the falling edge of /HBEN. On a FIFO read, /HBRDY goes LOW after the fourth rising edge of RXC past the falling edge of /HBEN.

### **MAC Interface**

The TB block and/or the SRB notify the MAC interface to copy or reject a frame through the XMATCH and the XFAIL pins for the TMS380CX6, or the /FLUSH pin for the 82C581, using the TEXAS bit in the Control register to select the operating mode. When Routine 2 is enabled, the results from the TB and the SRB are combined.

#### **Transceiver Interface**

The MU9C8148 connects to the received data bus between the TMS38053/4 and the TMS380CX6. The differential Manchester encoded data received from the Token Ring transceiver is input to the RXD pin which clocked by the RXC clock. The /RDY signal indicates the presence of received data on the RXD pin. The Transceiver interface notifies the TB block and the SRB that it has detected a JK Start delimiter in the incoming data stream and to begin parsing the other fields of the frame. The Transceiver interface performs a number of error checks: whether the data contained any control characters before an ED was received that no second SD is received before an ED is received; and, /RDY is still asserted. In any of these cases, both the TB and SRB are notified and reception of data is cancelled. Also checked are: the correctness of the FCS, the value of the E bit in the ED, and the values of both C bits and both A bits in the FS field. If there is an error situation detected in one of these items, the TB is notified not to start Routine 1.

### **Host Processor Interface**

The Host Processor interface is configured for Intel or Motorola addressing modes using the /INTEL pin. In both modes the MU9C8148 is a slave on the processor bus and can be programmed using the registers described in this document. The MU9C8148 provides /HBEN and /HBDIR to enable the user to add external bi-directional buffers in the D15-D0 datalines. In Intel mode, ALE is used to latch the address lines. In Motorola mode, both /UDS and /LDS are used to load the upper and lower bytes to all of the registers including the Instruction buffer and FIFO.

### Two MU9C8148s Sharing One LANCAM

Two MU9C8148s may share the same LANCAM string if they are operating at the same frequency, using /RQ and /RQI to arbitrate the LANCAM access by setting the ASSRQ bit in the Control register to HIGH. One MU9C8148 is set to be Master, and given Routines 0-2, and the other is set to be Slave and given the non-time-critical Routines 3-6 in addition to Routines 0-2. Routines 3-6 running on the Slave can be interrupted immediately by time-critical routines running on either the Master or Slave, but if both MU9C8148s try to run a high priority routine at the same time, the Master device will be given priority, and the Slave device will start its routine after the Master has finished.

### INSTRUCTION SET DESCRIPTION

Instruction: LANCAM Instruction Binary Op Code: iiii iiii iiii iiii wce0

Instruction Code (see The LANCAM Handbook)

- The state of /W w
- The state of /CM
- С The state of /EC
- e

This instruction transfers data or commands to or from the LANCAM. Instructions from the LANCAM instruction set are described in the LANCAM Handbook. The state of the control outputs /W, /CM and /EC at the falling edge of /E for this cycle are defined by w,c, and e.

Instruction: **Stop Execution** Binary Op Code: 0000 0000 0000 0000 xxx1 Don't Care х

Rev. 5.5 Draft web

The "Stop Execution" instruction stops the execution of the routine currently running. Control is transferred to the arbiter.

Instruction: Wait for match for yyyyB + 4 cycles, if no match then execute at Branch Routine Address selected.

Binary Op Code: 0001 yyyy rrrr rrrr xxx1

- Wait period ν
- Reserved (set LOW)
- х Don't Care

This instruction waits for a maximum period of yyyyB + 4 clock cycles for the /MI input to become active, asserting XMATCH and XFAIL as appropriate. If no match condition occurs during that period, a branch is executed to the address stored in the Branch Routine address determined by the frame type. If a match condition is detected, execution proceeds to the instruction at the next address.

### **INSTRUCTION SET DESCRIPTION (CONT'D)**

Instruction:

Wait for match for yyyyB + 4 cycles, if no match then execute at address aaaaaaaB.

Binary Op Code: 0010 yyyy raaa aaaa xxx1

- y Wait period
- r Reserved (set LOW)
- a Address
- x Don't Care

This instruction waits for a maximum period of yyyyB + 4 clock cycles for the /MI input to become active, asserting XMATCH and XFAIL as appropriate. If no match condition occurs during that period, a branch is executed to the address which is stored in the "a" bits of the instruction. If a match condition is detected, execution proceeds to the instruction in the next address.

Instruction: Move DA part 0 to DQ15–DQ0. Binary Op Code: 0011 0000 0000 0000 0ce1 c The state of /CM e The state of /EC

The "Move DA part 0 to DQ15–DQ0" instruction places the least significant part of the DA address (bits 15–0) on the DQ15–DQ0 lines. The control outputs /CM and /EC at the falling edge of /E for this cycle are defined by c and e.

Instruction: Move DA part 1 to DQ15–DQ0. Binary Op Code: 0011 0000 0000 0001 0ce1

- c The state of /CM
- e The state of /EC

The "Move DA part 1 to DQ15–DQ0" instruction places DA address bits 31–16 on the DQ15–DQ0 lines. The control outputs /CM and /EC at the falling edge of /E for this cycle are defined by c and e.

Instruction: Move DA part 2 to DQ15–DQ0. Binary Op Code: 0011 0000 0000 0010 0ce1 c The state of /CM

e The state of /EC

This instruction places the most significant part of the DA address (bits 47–32) on the DQ15–DQ0 lines. The control outputs /CM and /EC at the falling edge of /E for this cycle are defined by c and e.

Instruction: Move SA part 0 to DQ15–DQ0. Binary Op Code: 0011 0000 0000 0011 0ce1

- c The state of /CM
- e The state of /EC

The "Move SA part 0 to DQ15–DQ0" instruction places the least significant part of the SA address (bits 15–0) on the DQ15–DQ0 lines. The control outputs /CM and /EC at the falling edge of /E for this cycle are defined by c and e.

Instruction: Move SA part 1 to DQ15–DQ0. Binary Op Code: 0011 0000 0000 0100 0ce1

- c The state of /CM
- e The state of /EC

The "Move SA part 1 to DQ15-DQ0" instruction places SA address bits 31-16 on the DQ15-DQ0 lines. The control

outputs /CM and /EC at the falling edge of /E for this cycle are defined by c and e.

#### Instruction: Move SA part 2 to DQ15–DQ0. Binary Op Code: 0011 0000 0000 0101 0ce1 c The state of /CM

e The state of /EC

This instruction places the most significant part of the SA address (bits 47–32) on the DQ15–DQ0 lines. The control outputs /CM and /EC at the falling edge of /E for this cycle are defined by c and e.

#### Instruction: Move data from address aaaaaaaB to DQ15–DQ0.

Binary Op Code: 0100 rrrr raaa aaaa 0ce1

- r Reserved
- a Address
- c The state of /CM
- e The state of /EC

The "Move data from address aaaaaaaB to DQ15–DQ0" instruction places the contents of the address specified by the "a" bits on the DQ15–DQ0 lines. The control outputs /CM and /EC at the falling edge of /E for this cycle are defined by c and e.

Instruction:	Move data from DQ15–DQ0 to address
	aaaaaaaB.

Binary Op Code: 0101 rrrr raaa aaaa 1ce1

- r Reserved
- a Address
- c The state of /CM
- e The state of /EC

This instruction places the values on the DQ15–DQ0 lines in the address specified by the "a" bits. The control outputs /CM and /EC at the falling edge of /E for this cycle are defined by c and e.

Instruction: Move data from the FIFO to DQ15–DQ0. Binary Op Code: 0110 rrrr rrrr 0ce1

- r Reserved
- c The state of /CM
- e The state of /EC

The "Move data from the FIFO to DQ15–DQ0" instruction places the contents of the next FIFO location on the DQ15–DQ0 lines. The control outputs /CM and /EC at the falling edge of /E for this cycle are defined by c and e.

Instruction: Move data from DQ15–DQ0 to the FIFO. Binary Op Code: 0111 rrrr rrrr 1ce1

- r Reserved
- c The state of /CM
- e The state of /EC

This instruction places the values on the DQ15–DQ0 lines into the FIFO. The control outputs /CM and /EC at the falling edge of /E for this cycle are defined by c and e.

	REGISTER SET DESCRIPTION						
BIT	NAME	DESCRIPTION					
00H:	Control Register						
15 14	RESET TEXAS	If RESET is HIGH, a reset of the MU9C8148 takes place. If TEXAS is HIGH, the MU9C8148 is programmed for the Texas Instruments TMS380CX6 MAC con- troller.					
13	ASSRQ	If ASSRQ is HIGH, the /RQ and /RQI mechanism become active, to permit sharing a LANCAM with another MU9C8148. If this bit is LOW, both lines are inactive, so no arbitration takes place.					
12	M/S	If M/S is HIGH, this MU9C8148 is a Master while sharing a LANCAM with another MU9C8148. If this bit is ZERO, this MU9C8148 is a Slave. If bit ASSRQ is LOW, the M/S bit is "don't care".					
11	ТВО	If TBO is HIGH, all incoming frames are filtered by the Transparent Bridging block only. No SR bridging takes place.					
10	DISSTE	If DISSTE is HIGH, all Spanning Tree Explorer frames are discarded. The MU9C8148 signals the MAC to flush these frames. If DISSTE is LOW, STE frames are accepted per the programmed filtering criteria.					
9 8	FF RDFCP	FF indicates the level of the /FI input. If RDFCP is HIGH, access to the Error Counter 17H is reset to point to DUPL7–0 and IRI7–0.					
7	INT	INT indicates the inverse of the level of the /INT output.					
6–0	APR6–0	APR6–0 point to the location in the IB which can be accessed through the IB Register.					
	Frame Type Selec	-					
15	MSRENBL	If MSRENBL is LOW, every MAC frame containing an RIF is discarded. The MAC is signalled to flush the frame. If MSRENBL is HIGH, the MSRFILT bit determines if the frame is filtered or copied directly. MSRENBL is "don't care" if TBO is HIGH.					
14	MSRFILT	If MSRFILT is LOW, the MU9C8148 signals the MAC chip to copy every MAC frame containing an RIF. If MSRFILT is HIGH, the MU9C8148 checks the RIF and forwards the frame if the programmed forwarding conditions are met. MSRFILT is "don't care" if TBO is HIGH.					
13	LSRENBL	If LSRENBL is LOW, every LLC frame containing an RIF is discarded. The MAC is signalled to flush the frame. If LSRENBL is HIGH, the LSRFILT bit determines if the frame is filtered or copied directly.					
12	LSRFILT	LSRENBL is "don't care" if TBO is HIGH. If LSRFILT is LOW, the MU9C8148 signals the MAC to copy every LLC frame containing an RIF. If LSRFILT is HIGH, the MU9C8148 checks the RIF and forwards the frame if the programmed forwarding					
11	1SRENBL	conditions are met. LSRFILT is "don't care" if TBO is HIGH. If 1SRENBL is LOW, every reserved type 1 frame containing an RIF is discarded. The MAC is signalled to flush the frame. If 1SRENBL is HIGH, the 1SRFILT bit determines if the frame is filtered or copied					
10	1SRFILT	directly. This bit is "don't care" if TBO is HIGH. If 1SRFILT is LOW, the MU9C8148 signals the MAC chip to copy every reserved type 1 frame containing an RIF. If 1SRFILT is HIGH, the MU9C8148 checks the RIF and forwards the frame if the programmed					
9	2SRENBL	forwarding conditions are met. This bit is "don't care" if TBO is HIGH. If 2SRENBL is LOW, every reserved type 2 frame containing an RIF is discarded. The MAC is signalled to flush the frame. If 2SRENBL is HIGH, the 2SRFILT bit determines if the frame is filtered or copied					
8	2SRFILT	directly. This bit is "don't care" if TBO is HIGH. If 2SRFILT is LOW, the MU9C8148 signals the MAC to copy every reserved type 2 frame containing an RIF. If 2SRFILT is HIGH, the MU9C8148 checks the RIF and forwards the frame if the programmed					
7	MTRENBL	forwarding conditions are met. This bit is "don't care" if TBO is HIGH. If MTRENBL is LOW, every MAC frame not containing an RIF is discarded. The MAC chip is signalled to flush the frame. If MTRENBL is HIGH, the MTRFILT bit determines if the frame is filtered or copied					
6	MTRFILT	directly. If TBO is HIGH, filtering is also done on MAC frames containing an RIF. If MTRFILT is LOW, the MU9C8148 signals the MAC to copy every MAC frame not containing an RIF. If MTRFILT is HIGH, the MU9C8148 checks the DA and forwards the frame if the forwarding conditions					
5	LTRENBL	are met, whether or not the frame contains an RIF. If LTRENBL is LOW, every LLC frame not containing an RIF is discarded. The MAC chip is signalled to flush the frame. If LTRENBL is HIGH, the LTRFILT bit determines if the frame is filtered or copied					
4	LTRFILT	directly. if TBO is HIGH, filtering is also done on LLC frames containing an RIF. If LTRFILT is LOW, the MU9C8148 signals the MAC to copy every LLC frame not containing an RIF. If LTRFILT is HIGH, the MU9C8148 checks the DA and forwards the frame if the forwarding conditions are					
3	1TRENBL	met, whether or not the frame contains an RIF. If 1TRENBL is LOW, every reserved type 1 frame not containing an RIF is discarded. The MAC is signalled to flush the frame. If 1TRENBL is HIGH, the 1TRFILT bit determines if the frame is filtered or					
2	1TRFILT	copied directly. If TBO is HIGH, filtering is also done on reserved type 1 frames with an RIF. If 1TRFILT is LOW, the MU9C8148 signals the MAC to copy every reserved type 1 frame not containing an RIF. If 1TRFILT is HIGH the MU9C8148 checks the DA and forwards the frame if the forwarding conditions are met, whether or not the frame contains an RIF.					
	Draft web						

REGISTER SET DESCRIPTION (CONT'D)					
ΒΙΤ	NAME	DESCRIPTION			
1	2TRENBL	If 2TRENBL is LOW, every reserved type 2 frame not containing an RIF is discarded. The MAC is signalled to flush the frame. If 2TRENBL is HIGH, the 2TRFILT bit determines if the frame is filtered or straight in a the frame is filtered in a second type 2 frame with an DIF			
0	2TRFILT	copied directly. If TBO is HIGH, filtering is also done on reserved type 2 frames with an RIF. If 2TRFILT is LOW, the MU9C8148 signals the MAC chip to copy every reserved type 2 frame not containing an RIF. If 2TRFILT is HIGH, the MU9C8148 checks the DA and forwards the frame if the forwarding conditions are met, whether or not the frame contains an RIF.			
02H: 1	Fransparent Bri	dging Register			
15	PONNE	If PONNE is LOW, the MU9C8148 performs negative filtering (Routine 0) for frames without an RIF, or			
14	DISGA	for all frames when TBO is HIGH. If PONNE is HIGH positive filtering is performed. If DISGA is HIGH, all frames with a DA containing a group address and not containing an RIF (or all frames with a DA containing a group address when TBO = HIGH) are discarded if PONNE is LOW. If DONNE is LIGUL this bit hereare "			
13	DISBA	PONNE is HIGH, this bit becomes "don't care". If DISBA is HIGH, all frames with a DA containing a broadcast address and not containing an RIF (or all frames with a DA containing a broadcast address when TBO = HIGH) are discarded when PONNE is also programmed LOW. If PONNE is set HIGH, this bit becomes "don't care".			
12	DISFA	If DISFA is HIGH, all frames with a DA containing a functional address and not containing an RIF (or all frames with a DA containing a functional address when TBO = HIGH) are discarded when PONNE is made LOW. If PONNE is HIGH, this bit becomes "don't care".			
11	MLRN	If MLRN is LOW, in POINTE is first, this bit becomes don't care. If MLRN is LOW, no learning of addresses from MAC frames takes place. If this bit is set HIGH, learning of addresses from MAC frames take place by starting Routine 1 (if starting is enabled), when the frame doesn't contain an RIF (or for all MAC frames when TBO = HIGH).			
10	LLRN	If LLRN is LOW, no learning of addresses from LLC frames takes place. If this bit is set HIGH, learning of addresses from LLC frames take place by starting Routine 1 (if starting is enabled), when the frame doesn't contain an RIF (or for all LLC frames when TBO = HIGH).			
9	1LRN	If 1LRN is LOW, no learning of addresses from reserved type 1 frames takes place. If this bit is HIGH, learning of addresses from reserved type 1 frames take place by starting Routine 1 (if starting is enabled), when the frame doesn't contain an RIF (or for all reserved type1 frames when TBO = HIGH).			
8	2LRN	If 2LRN is LOW, no learning of addresses from reserved type 2 frames takes place. If 2LRN is set HIGH, learning of addresses from reserved type 2 frames takes place by starting Routine 1 (if starting is enabled), when the frame doesn't contain an RIF (or for all reserved type 2 frames when TBO = HIGH).			
7	MROUT	If MROUT is LOW, the Branch Routine Address 0 defined in the BR0START6–0 bits in IB Start Register I is selected when a MAC frame is received. If MROUT is HIGH, Branch Routine Address 1 defined in BR1START6–0 is selected.			
6	LROUT	If LROUT is LOW, the Branch Routine Address 0 defined in the BR0START6–0 bits in IB Start Register I is selected when a LLC frame is received. If LROUT is HIGH, Branch Routine Address 1 defined in BR1START6–0 is selected.			
5	1ROUT	When 1ROUT is made LOW, the Branch Routine Address 0 defined in the BR0START6–0 bits in IB Start Register I is selected when a reserved type 1 frame is received. If 1ROUT is made HIGH, Branch Routine Address 1 defined in BR1START6–0 is selected.			
4	2ROUT	If 2ROUT is LOW, the Branch Routine Address 0 defined in the BR0START6–0 bits in IB Start Register I is selected when a reserved type 2 frame is received. If 2ROUT is HIGH, Branch Routine Address 1 defined in BR1START6–0 is selected.			
3 2	0ENBL 1ENBL	If 0ENBL is LOW, Routine 0 is disabled. If 0ENBL is HIGH, Routine 0 can be started. If 1ENBL is set LOW, Routine 1 is disabled. If 1ENBL is HIGH, Routine 1 can be started.			
1 0	2ENBL Reserved	If 2ENBL is LOW, Routine 2 is disabled. If 2ENBL is HIGH, Routine 2 can be started.			
03H: F	RIF Length Reg	ister			
15 14–11	Reserved SRFRD3–0	Bits SRFRD3–0 contain the maximum number of RDs–1 for an SRF frame. SRF frames containing more RDs are not copied by the MU9C8148.			
10 9–6	Reserved ARERD3–0	Bits ARERD3–0 contain the maximum number of RDs–1 for an ARE frame. ARE frames containing more RDs are rejected.			
5 4–1	Reserved STERD3–0	Bits STERD3–0 contain the maximum number of RDs–1 an STE frame can contain. If an STE frame contains more RDs, it is rejected.			
0	Zero	Must be set to "0" or LOW.			

REGISTER SET DESCRIPTION (CONT'D)						
BIT	NAME	DESCRIPTION				
04H: S	ource Ring Num	ber Register				
15–12 11–0	ID3–0 SR11–0	ID3–0 contain the version number of the MU9C8148. SR11–0 contain the 12-bit Ring Number for this port (Source Ring Number).				
05H: B	ridge/Destination	n Ring Number Register A				
15–12 11–0	BNA3–0 DRA11–0	BNA3–0 contain the Bridge Number for remote port A. DRA11–0 contain the Destination Ring Number for remote port A. If DRA11–0 are all LOW, Bridge/Destination Ring combination A is disabled and doesn't take part in SRB comparisons				
06H: B	ridge/Destination	n Ring Number Register B				
15–12 11–0	BNB3–0 DRB11–0	BNB3–0 contain the Bridge Number for remote port B. DRB11–0 contain the Destination Ring Number for remote port B. If DRB11–0 are all LOW, Bridge/Destination Ring combination B is disabled and doesn't take part in SRB comparisons.				
07H: B	ridge/Destinatio	n Ring Number Register C				
	BNC3-0 DRC11-0	BNC3–0 contain the Bridge Number for remote port C. DRC11–0 contain the Destination Ring Number for remote port C. If DRC11–0 are all LOW, Bridge/Destination Ring combination C is disabled and doesn't take part in SRB comparisons.				
08H: B	ridge/Destinatio	n Ring Number Register D				
15–12 11–0	BND3–0 DRE11–0	BND3–0 contain the Bridge Number for remote port D. DRD11–0 contain the Destination Ring Number for remote port D. If DRD11–0 are all LOW, Bridge/Destination Ring combination D is disabled and doesn't take part in SRB comparisons.				
09H: B	ridge/Destinatio	n Ring Number Register E				
15–12 11–0	BNE3–0 DRE11–0	BNE3–0 contain the Bridge Number for remote port E. DRE11–0 contain the Destination Ring Number for remote port E. If DRE11–0 are all LOW, Bridge/Destination Ring combination E is disabled and doesn't take part in SRB comparisons.				
0AH: E	Bridge/Destinatio	n Ring Number Register F				
	BNF3–0 DRF11–0	BNF3–0 contain the Bridge Number for remote port F. DRF11–0 contain the Destination Ring Number for remote port F. If DRF11–0 are all LOW, Bridge/Destination Ring combination F is disabled and doesn't take part in SRB comparisons.				
0BH: E	Bridge/Destinatio	n Ring Number Register G				
15–12 11–0	BNG3–0 DRG11–0	BNG3–0 contain the Bridge Number for remote port G. DRG11–0 contain the Destination Ring Number for remote port G. If DRG11–0 are all LOW, Bridge/Destination Ring combination G is disabled and doesn't take part in SRB comparisons.				
0CH: lı	nstruction Buffer	r (IB)				
First A	ccess					
15–0	IB15–IB0	IB15–0 contain the information that is written to or read from the D15–0 bits of the IB location (00H to 7FH) pointed to by the address pointer.				
Second	d Access					
15 14 13 12	/W /CM /EC S	If LOW, data is written to the LANCAM. If HIGH, data is read from the LANCAM. If LOW, this instruction is a command. If HIGH, this instruction is data. If LOW, the LANCAM will output /MF in the case of a match. If HIGH, /MF is held HIGH. Special instruction bit. If S is HIGH, the instruction stored at the location pointed to by the address pointer is a MU9C8148 instruction. If S is LOW, the instruction is a LANCAM instruction.				
11–0	Reserved					

BIT	NAME	DESCRIPTION
0DH: I	B Start Register	I
15 14–8	Reserved BR0START6–0	BR0START6–0 contain the Branch Routine Address 0 of the branch routine that can be started by a Wait for match then execute at Branch Routine Address selected instruction.
7 6–0	Reserved BR1START6–0	BR1START6–0 contain the Branch Routine Address 1 of the branch routine that can be started by a Wait for match then execute at Branch Routine Address selected instruction.
0EH: I	B Start Register	И
15	AUTOSTART3	0
14	STDIR3	auto starting at the point in time indicated by SA/DA3. If STDIR3 is programmed HIGH, execution of Routine 3 is started directly. After execution has finished this bit is taken LOW by the MU9C8148.
13	START3	If START3 is made HIGH, execution of Routine 3 is started at the point in time indicated by SA/DA3. START3 is taken LOW by the MU9C8148 after execution has been completed.
12	SA/DA3	If SA/DA3 is made HIGH, execution of Routine 3 takes place directly after the RII has been received. If
11	AUTOSTART4	SA/DA3 is LOW, execution is started after the second C-bit in the FS field. AUTOSTART4 is used to make Routine 4 an auto starting routine. If AUTOSTART4 is programmed HIGH, the routine is auto-starting at the point in time indicated by SA/DA4.
10	STDIR4	If STDIR4 is made HIGH, execution of Routine 4 is started directly. After execution has finished STDIR4
9	START4	is taken LOW by the MU9C8148. If START4 is HIGH, execution of Routine 4 is started at the point in time indicated by SA/DA4. START4 is taken LOW by the MU9C8148 after execution has been completed.
8	SA/DA4	If SA/DA4 is made HIGH, execution of Routine 4 takes place directly after the RII has been received. If SA/DA4 is LOW, execution is started after the second C-bit in the FS field.
7	AUTOSTART5	AUTOSTART5 is used to make Routine 5 an auto-starting routine. If AUTOSTART5 is set HIGH, the routine is auto starting at the point in time indicated by SA/DA5.
6	STDIR5	If STDIR5 is made HIGH, execution of Routine 5 is started directly. After execution has finished STDIR5 is taken LOW by the MU9C8148.
5	START5	If START5 is set HIGH, execution of Routine 5 is started at the point in time indicated by SA/DA5. START5 is taken LOW by the MU9C8148 after execution has been completed.
4	SA/DA5	If SA/DA5 is set HIGH, execution of Routine 5 takes place directly after the RII has been received. If SA/DA5 is LOW, execution is started after the second C-bit in the FS field.
3	AUTOSTART6	AUTOSTART6 is used to make Routine 6 an auto-starting routine. If AUTOSTART6 is set HIGH, the
2	STDIR6	routine is auto-starting at the point in time indicated by SA/DA6. If STDIR6 is set HIGH, execution of Routine 6 is started directly. After execution is finished, STDIR6 is taken LOW by the MU9C8148.
1	START6	If START6 is set HIGH, execution of Routine 6 is started at the point in time indicated by SA/DA6. START6 is taken LOW by the MU9C8148 after execution has been completed.
0	SA/DA6	If SA/DA6 is set HIGH, execution of Routine 6 takes place directly after the RII has been received. If SA/DA6 is LOW, execution is started after the second C-bit in the FS field.
0FH: \$	Start Address Reg	gister I
15 14–8 7	Reserved STARTI6–0	STARTI6-0 contain the start address of Routine 1.
7 6–0	Reserved STARTO6–0	STARTO6-0 contain the start address of Routine 0.
10H: S	Start Address Reg	gister II
15 14–8	Reserved STARTIII6-0	STARTIII6–0 contain the start address of Routine 3.
7 6–0	Reserved STARTII6–0	STARTII6-0 contain the start address of Routine 2.

		REGISTER SET DESCRIPTION (CONT'D)					
BIT N	NAME	DESCRIPTION					
11H: Sta	11H: Start Address Register III						
14–8 5	Reserved STARTV6–0 Reserved	STARTV6–0 contain the start address of Routine 5.					
	STARTIV6-0	STARTIV6-0 contain the start address of Routine 4.					
12H: Sta	art Address Re	gister IV					
	Reserved STARTVI6–0	STARTVI6-0 contain the start address of Routine 6.					
13H: FIF	O Control Reg	jister					
	Reserved ENBLFIFO	ENBLFIFO enables/disables the FIFO function in the IB. If this ENBLFIFO is HIGH, the FIFO function is active. If ENBLFIFO is LOW the FIFO function is inactive and the /FULL, /EMPTY signal is set HIGH.					
9 F	RESETFIFO	If RESETFIFO is made HIGH, the FIFO read and write pointer are reset to location 7FH. All data stored in the FIFO is lost after a reset.					
8 F	F/E	If F/E is made HIGH the /FULL, /EMPTY output functions like a FIFO full flag. At the moment the FIFO is filled, the /FULL signal is made LOW. If F/E is LOW, the /FULL, /EMPTY output acts like a FIFO empty flag. It goes LOW when the FIFO is empty.					
	Reserved LIM6–0	LIM6–0 contain the lowest location in the IB the FIFO can use. The FIFO is located between LIM6–0 and 7FH.					
14H: FIF	O Register						
15–0 F	FF15–0	FF15–0 contain data that is written in, or read from the FIFO. This data is stored or read from in the location pointed to by the FIFO pointer. If the /FULL flag indicates that the FIFO is full, the data is lost. If the /EMPTY flag indicates that the FIFO is empty, no valid data is read.					
15H: Fra	ame Counter						
15–0 F	FC15–0	The frame counter bits FC15–0 contain the number of frames counted on the Token RIng. It is a 16-bit counter which is increased every time a frame (SD and Token bit set to ONE) is received on the Transceiver Interface. After overflow, this counter restarts at 0000H.					
16H: Dat	ta Counter						
First Acc	cess						
15–0 E	DC31–16	DC31–16 contain the most significant part of the count of data bytes after the SA received on the Transceiver interface. It stops counting after the ED is received, or an SD in an error situation. If there are other Host Processor cycles between the two consecutive accesses, the result of the second read out will repeat most significant part of the counter. After overflow, this 32-bit counter starts over at zero.					
Second A	Access						
15–0 E	DC15-0	DC15-0 contain the least significant part of the count of data bytes received from the Token RIng.					
17H: Err	ror Counter						
First Acc	cess						
15–8 E	DUPL7–0	DUPL7–0 contain the value of the DUPLOUT counter, which totals the number of frames that were discarded due to a duplicate LOUT on SRF frames. After readout this error counter is reset to 00H.					
7–0 II	IRI7–0	IRI7–0 contain the value of the INVALIDRI counter, which totals the number of frames discarded due to various format errors. After readout this error counter is reset to 00H.					

		REGISTER SET DESCRIPTION (CONT'D)					
віт	NAME	DESCRIPTION					
Secon	d Access						
15–8	DTE7-0	DTE7–0 contain the value of the DUPLANIDORTREEERROR counter, which totals the number of STE frames that were discarded because the pre-stored LOUT already exists in the RIF. After readout this error counter is reset to 00H.					
7–0	LIDM7-0	LIDM7–0 contain the value of the LAN ID MISMATCH counter, which totals the number of ARE and STE frames that were discarded because the last LAN ID in the RIF did not equal the preset LIN. After readout this error counter is reset to 00H.					
Third .	Access						
15–8 7–0	ALIM7–0 SLIM7–0	ALIM7–0 contain the value of the ARERDLIMIT EXCEEDED counter, which totals the number of ARE frames discarded due to ARERD Limit exceeded. After readout this error counter is reset to 00H. SLIM7–0 contain the value of the STERDLIMIT EXCEEDED counter, which totals the number of STE frames discarded due to STERD Limit exceeded. After readout this error counter is reset to 00H.					
18H· I	ANCAM CWEC						
	CWEC15-0	Writing to this register starts a direct LANCAM access whereby the data written to CWEC15–0 is placed on the DQ15–0 lines and /W, /CM and /EC are held LOW. This register should not be used while routines are enabled.					
19H: L	ANCAM CREC	Register					
15–0	CREC15-0	Reading from this register starts a direct LANCAM access whereby the data read from CREC15–0 is data placed on the DQ15–0 lines by the LANCAM. /CM and /EC are held LOW and /W is held HIGH for this LANCAM cycle. This register should not be used while routines are enabled.					
1AH:	LANCAM DWEC	Register					
15–0	DWEC15-0	Writing to this register starts a direct LANCAM access whereby the data written to DWEC15–0 is placed on the DQ15–0 lines and /W and /EC are held LOW while /CM is held HIGH for this LANCAM cycle. This register should not be used while routines are enabled.					
1BH:	LANCAM DREC	Register					
15–0	DREC15-0	Reading from this register starts a direct LANCAM access whereby the data read from DREC15–0 is data placed on the DQ15–0 lines by the LANCAM. /EC is held LOW and /W and /CM are held HIGH for this LANCAM cycle. This register should not be used while routines are enabled.					
1CH:		C Register					
15–0	CWEC15-0	Writing to this register starts a direct LANCAM access whereby the data written to CWNEC15–0 is placed on the DQ15–0 lines and /W and /CM are held LOW while /EC is held HIGH for this LANCAM cycle. This register should not be used while routines are enabled.					
1DH:		CRegister					
15–0	CRNEC15-0	Reading from this register starts a direct LANCAM access whereby the data read from CRNEC15–0 is data placed on the DQ15–0 lines by the LANCAM. /CM is held LOW and /W and /EC are held HIGH for this LANCAM cycle. This register should not be used while routines are enabled.					
1EH:	1EH: LANCAM DWNEC Register						
15–0	DWNEC15-0	Writing to this register starts a direct LANCAM access whereby the data written to DWNEC15–0 is placed on the DQ15–0 lines and /W is held LOW while /CM and /EC are held HIGH for this LANCAM cycle. This register should not be used while routines are enabled.					
1FH: I	ANCAM DRNEO	CRegister					
15–0	DRNEC15–0	Reading from this register starts a direct LANCAM access whereby the data read from DRNEC15–0 is data placed on the DQ15–0 lines by the LANCAM. /EC, /W and /CM are held HIGH for this LANCAM cycle. This register should not be used while routines are enabled.					

## **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage Voltage on all Other Pins

Temperature Under Bias Storage Temperature DC Output Current -0.5 to 7.0 Volts -0.5 to VCC+0.5 Volts (-2.0 Volts for 10 ns, measured at the 50% point) -40°C to +80°C -55°C to +125°C 20 mA (per Output, one at a time, one second duration) Stresses exceeding those listed under Absolute Maximum Ratings may induce failure. Exposure to absolute maximum ratings for extended periods may reduce reliability. Functionality at or above these conditions is not implied.

All voltages are referenced to GND.

### **OPERATING CONDITIONS** (voltages referenced to GND at the device pin)

Symbol	Parameter	Min	Typical	Max	Units	Notes
VCC	Operating Supply Voltage	4.75	5.0	5.25	Volts	
VIH	Input Voltage Logic "1" (HIGH)	2.2		VCC+0.5	Volts	
VIL	Input Voltage Logic "0" (LOW)	-0.5		0.8	Volts	-1.0 Volts for 10 ns measured at 50% amplitude, Fig. 5
TA	Ambient Operating Temperature	0		70	°C	Still Air

## **ELECTRICAL CHARACTERISTICS**


Symbol	Parameter	Min	Typical	Max	Units	Notes
ICC	Average Power Supply Current			150	mA	
VOH	Output Voltage Logic "1" (HIGH)	2.4			Volts	IOH = -2.0 mA (Excl. open-drain outputs)
VOL	Output Voltage Logic "0" (LOW)			0.4	Volts	IOL = 8.0 mA
IOH	Output Open-drain Off Current			5	μΑ	$VOH \leq VCC$
IIZ	Input Leakage Current	-5		5	μΑ	$VSS \leq VIN \leq VCC$
IOZ	Output Leakage Current	-5		5	μA	$VSS \le VOUT \le VCC;$
						DQn = High Impedance

## CAPACITANCE

Symbol	Parameter	Min	Тур	Max	Units	Notes
CIN	Input Capacitance			10	pF	f=1MHz, VIN=0 Volts
COUT	Output Capacitance			10	pF	f=1MHz, VOUT=0 Volts


### AC TEST CONDITIONS


Input Signal Transitions	0.0 to 3.0 volts
Input Signal Rise and Fall Times	≤3 ns
Input Timing Reference Level	1.5 volts
Output Timing Reference Level	1.5 volts
Open-Drain Reference Level	1.5 volts
TTL Switching Test Load	Figure 2
Three-state Test Load	Figure 3
Open-Drain Test Load	Figure 4





		SWITCHING CHARACTER Host Processor Interface Swit	•	,		
		Intel Mode Ti		teristics		
No.	Symbol	Parameter	Min	Мах	Units	Notes
13	tSHSL	/CS HIGH Pulse Width	0		ns	
14	tSLKL	/CS LOW to ALE LOW Setup Time	2		ns	
15	tKHKL	ALE HIGH Pulse Width	2		ns	
16	tAVKL	Address Bus Valid to ALE LOW Setup Time	2		ns	
17	tKLAX	Address Bus Invalid from ALE LOW Hold Time	5		ns	
18	tKLWRL	ALE LOW to /WS or /RS LOW Setup Time	0		ns	
19	tWLBDL	/WS LOW to /HBDIR LOW Delay Time	tCLCL + 3		ns	
20	tWLBEL	/WS LOW to /HBEN LOW Delay Time	tCLCL + 3		ns	
21	tBDLBEL	/HBDIR LOW to /HBEN LOW Delay Time		10	ns	
22	tWLDV	/WS LOW to Data Input Valid Delay Time		3 •tCLCL	ns	
23	tWLRDL	/WS LOW to /HBRDY LOW Delay Time	3 • tCLCL + 3		ns	1, 2
24	tRDLDX	/HBRDY LOW to Data Input Invalid Hold Time	tCLCL		ns	,
25	tRDLWRH	/HBRDY LOW to /WS or /RS HIGH Setup Time	0		ns	
26	tRWHWRL	/WS or /RS HIGH Pulse Width	2 • tCLCL		ns	
27	tWHBDH	/WS HIGH to /HBDIR HIGH Delay Time	tCLCL + 3	2 • tCLCL + 20	ns	
28	tWHBEH	/WS HIGH to /HBEN HIGH Delay Time	tCLCL + 3	2 • tCLCL + 20	ns	
29	tRWHRDH	/WS or /RS HIGH to /HBRDY HIGH Delay Time	3	tCLCL + 20	ns	
30	tRWHRDZ	/WS or /RS HIGH to /HBRDY Hi-Z Delay Time	tCLCL + 3	2 • tCLCL + 20	ns	
31	tSHRDZ	/CS HIGH to /HBRDY Hi-Z Delay Time	tCLCL + 3	tCLCL + 20	ns	
32	tRLBEL	/RS LOW to /HBEN LOW Delay Time	2 • tCLCL + 3		ns	1
33	tRLRDL	/RS LOW to /HBRDY LOW Delay Time	3 • tCLCL + 3		ns	1, 3
34	tDVRDL	Data Output Valid to /HBRDY LOW Setup Time	2		ns	
35	tRHBEH	/RS HIGH to /HBEN HIGH Delay Time	tCLCL + 3	2 • tCLCL + 20	ns	
36	tRHDZ	/RS HIGH to Data Output Hi-Z Delay Time	tCLCL + 3	2 • tCLCL + 20	ns	
	1	Motorola Mode	Timing			
No.	Symbol	Parameter	Min	Max	Units	Notes
37	tSHSL	/CS HIGH Pulse Width	0		ns	
38	tSLDSL	/CS LOW to /UDS or /LDS LOW Setup Time	0		ns	
39	tSRVDSL	SRNW Valid to /UDS or /LDS LOW Setup Time	2		ns	
40	tAVDSL	Address Bus Valid to /UDS or /LDS LOW Setup	2		ns	
41	tDSLBDV	/UDS or /LDS LOW to /HBDIR LOW Delay Time	tCLCL + 3		ns	
42	tDSLBEL	/UDS or /LDS LOW to /HBEN LOW Delay Time	R • tCLCL + 3		ns	1, 4
43	tBDLBEL	/HBDIR LOW to HBEN LOW Delay Time		10	ns	
44	tDSLDV	/UDS or /LDS LOW to Data Input Valid Delay		3 •tCLCL	ns	
45	tDSLRDL	/UDS or /LDS LOW to /HBRDY LOW Delay Time	3 • tCLCL + 3		ns	1, 5
46	tRDLDX	/HBRDY LOW to Data Input Invalid Hold Time	tCLCL		ns	
47	tRDLDSH	/HBRDY LOW to /UDS or /LDS HIGH Setup Time	0		ns	
48	tDSHDSL	/UDS or /LDS HIGH Pulse Width	2 • tCLCL		ns	
49	tDSHSRX	/UDS or /LDS HIGH to SRNW Invalid Hold Time	0		ns	
50	tDSHAX	/UDS or /LDS HIGH to Address Bus Invalid Hold	10		ns	
51	tDSHBDX	/UDS or /LDS HIGH to /HBDIR Invalid Delay	tCLCL + 3	2 • tCLCL + 20	ns	i

52       tDSHBEH       /UDS or /LDS HIGH to /HBEN HIGH Delay       tCLCL + 3       2 • tCLCL + 20       ns         53       tDSHRDH       /UDS or /LDS HIGH to /HBRDY HIGH Delay Time       3       tCLCL + 20       ns         54       tDSHRDZ       /UDS or /LDS HIGH to /HBRDY Hi-Z Delay Time       tCLCL + 3       2 • tCLCL + 20       ns         55       tSHRDZ       /CS HIGH to /HBRDY Hi-Z Delay Time       tCLCL + 3       tCLCL + 20       ns         56       tDVRDL       Data Output Valid to /HBRDY LOW Setup Time       2       ns       1         57       tDSHDZ       /UDS or /LDS HIGH to Data Output Hi-Z Delay       tCLCL + 3       2 • tCLCL + 20       ns         57       tDSHDZ       /UDS or /LDS HIGH to Data Output Hi-Z Delay       tCLCL + 3       2 • tCLCL + 20       ns         57       tDSHDZ       /UDS or /LDS HIGH to Data Output Hi-Z Delay       tCLCL + 3       2 • tCLCL + 20       ns         LANCAM Interface Switching Characteristics			Motorola Mo	de Tim	ning	(con't)					
22       tDSHBEH       AUDS or /LDS HIGH to /HBEN HIGH Delay       tCLCL + 3       2 + tCLCL + 20       ns         33       tDSHRDD       /LDS or /LDS HIGH to /HBRDY HI/2 Delay Time       3       tCLCL + 20       ns         54       tDSHRDD       /LDS or /LDS HIGH to /HBRDY HI/2 Delay Time       tCLCL + 3       2 + tCLCL + 20       ns         55       tISHRDZ       /LOS or /LDS HIGH to /HBRDY HI/2 Delay Time       tCLCL + 3       2 + tCLCL + 20       ns         56       tDVRDL       Data Output Valid to /HBRDY HI/2 Delay Time       2       ns       ns         57       tDSHDZ       /LDS or /LDS HIGH to /HBRDY LOW Setup Time       2       tCLCL + 3       tCLCL + 20       ns         58       tDVRDL       Data Output Valid to /HBRDY LOW Setup Time       2       tCLCL + 3       tCLCL + 20       ns         59       tELEH       /E LOW Period       Min       Typ.       Max       Units       Notes         61       tDCDVEL       Control/Data Hold Time to /E LOW       1       ns       -       -         62       tDVEH       Data Setup Time to /E HIGH       tCLCL       ns       -       -         63       tEHDX       Data Hold Time to /E HIGH       tCLCL       ns       ns       - <th colspan="2">No. Symbol</th> <th>Parameter</th> <th colspan="2">Min</th> <th colspan="2">Max</th> <th>Units</th> <th>Notes</th>	No. Symbol		Parameter	Min		Max		Units	Notes		
54       tDSHRD2       /UDS or /LDS HIGH to /HBRDY Hi-Z Delay Time       tCLCL+3       2 • CLCL+20       ns         55       tSHRD2       /LS HIGH to /HBRDY LOW Setup Time       tCLCL+3       tCLCL+20       ns         57       tDSHDZ       /LDS or /LDS HIGH to /HBRDY LOW Setup Time       2       2 • CLCL+20       ns         57       tDSHDZ       /LDS or /LDS HIGH to Data Output Hi-Z Delay       tCLCL+3       2 • tCLCL+20       ns         LANCAM Interface Switching Characteristics         No.         Symbol Parameter       Min       Typ.       Max       Units       Notes         Sign tells to Min Typ.       Max       Units       Notes         Sign tells to Min Typ.       Max       Units       Notes         Sign tells to Control/Data Hold Time to /E LOW       1       ns       -         Of tDVEL       Data Ald Time to /E HIGH       0       ns       -         Notes         It Here are routines running due to network activity, access to the device is arbitrated and these times will be extended by an integer number of RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer or RC cycles for LANCAM writes.       For non-arbitrated accesses, IR'LE I (D K) Readon of which will be indicated by /INT going LOW.	52	-			ť	CLCL + 3	2 • tCL0	CL + 20	ns		
55       tSHRDZ       /CS HiGH to /HBRDY Hi-Z Delay Time       tCLCL + 3       tCLCL + 20       ns         56       tDVRDL       Data Output Valid to /HBRDY LOW Selup Time       2       ns       ns         57       tDSHDZ       /LDS or /LDS HIGH to Data Output Hi-Z Delay       tCLCL + 3       2 • tCLCL + 20       ns         LANCAM Interface Switching Characteristics         Notes         SiteLEH       //E LOW Period       4 • tCLCL       ns       7         60       tCDVEL       Control/Data Setup Time to /E LOW       1       ns       7         Output Usatid to /HBRDY HIVE ZOW         120       ns       7         Output Usatid to /HBRDY LOW Setup Time         SiteLEH       //E LOW       Notes         SiteLEH       //E LOW       1       ns       7         Output Usatid to /HBRDY HIVE Zow       1       ns       7         Output Usatid to /HBRDY HIVE Zow       1       ns       1         IENDX       Control/Data Hold Time to /E HIGH       120       ns       1         Output Time to /E HIGH       Notes       1       1       1       1 <td>53</td> <td>tDSHRDH</td> <td colspan="2"></td> <td colspan="2"></td> <td colspan="2">tCLCL + 20</td> <td>ns</td> <td></td>	53	tDSHRDH					tCLCL + 20		ns		
56       IDVRDL       Data Output Valid to /HBRDY LOW Setup Time       2       ns         57       IDSHDZ       /UDS or /LDS HIGH to Data Output Hi-Z Delay       ICLCL + 3       2 + ICLCL + 20       ns         LANCAM Interface Switching Characteristics         No. Symbol Parameter       Min       Typ.       Max       Units       Notes         58       IELEH       //E LOW Period       4 + ICLCL       ns       -	54	tDSHRDZ	/UDS or /LDS HIGH to /HBRDY Hi-Z Delay	' Time	tCLCL + 3		2 • tCLCL + 20		ns		
57       IJBHDZ       JUBS or /LDS HIGH to bate Output Hi-Z Delay       ICLCL+3       2 * ICLCL+20       ns         LANCAM Interface Switching Characteristics         No.       Symbol       Parameter       Min       Typ.       Max       Units       Notes         58       IELEH       /E HOW Period       4 * 10LCL       ns       7         60       ICDVEL       Control/Data Setup Time to /E LOW       1       ns       7         61       IELED       Control/Data Botup Time to /E HOH       ICLCL       ns       7         62       IDVEH       Data Setup Time to /E HIGH       ICLCL       ns       1         Notes         If there are routines running due to network activity, access to the device is arbitrated and these times will be extended by an integer number of RXC cycles for Register writes and for the first write to the Instruction Buffer, 6 RXC cycles for LANCAM writes.         For non-arbitrated accesses, WLRDL is 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer and FIFO reads, and 9 RXC cycles for LANCAM reads.         For non-arbitrated accesses, WLRDL is 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer writes, 9 RXC cycles for LANCAM writes, 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer writes, 9 RXC cycles for Capiter and FIFO reads, and 9 RXC cycles for LANCAM writes, 3 RXC cycles for Register access within 20ns of the	55	tSHRDZ	/CS HIGH to /HBRDY Hi-Z Delay Time		tCLCL + 3		tCLCL + 20		ns		
LANCAM Interface Switching Characteristics         No.       Symbol       Parameter       Min       Typ.       Max       Units       Notes         58       tELEH       /E LOW Period       4 * tCLCL       ns       -         59       tEHEL       //E HGH Period       R * tCLCL       ns       -         60       tCDVEL       Control/Data Setup Time to /E LOW       1       ns       -         61       tELDX       Control/Data Hold Time from /E LOW       120       ns       -         62       tDVEH       Data Setup Time to /E HIGH       0       1       ns       -         63       tEHDX       Data Hold Time tor/E HIGH       0       1       ns       -         64       toreads, and 9 RXC cycles for the second write to the Instruction Buffer or the FIFO, and 9 RXC cycles for the second write to the Instruction Buffer or the FIFO, and 9 RXC cycles for that Second write to the Instruction Buffer or the FIFO, and 9 RXC cycles for tANCAM reads.         70       For non-arbitrated accesses, tRLRDL is 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer writes, 9 RXC cycles for LANCAM writes.       For non-arbitrated accesses, tDSLRDL is 3 RXC cycles for Register and Instruction Buffer writes, 9 RXC cycles for CAM reads.         8       For non-arbitrated accesses, tDSLRDL is 3 RXC cycles for Register and Instruction Buffer writes, 9 RXC	56	tDVRDL	Data Output Valid to /HBRDY LOW Setup	Time		2			ns		
No.       Symbol       Parameter       Min       Typ.       Max       Units       Notes         58       tELEH       //E LOW Period       4 • tCLCL       ns       7         60       tEVEL       Control/Data Setup Time to /E LOW       1       ns       7         61       tEOVEL       Control/Data Hold Time form /E LOW       120       ns       6         62       tDVEH       Data Hold Time to /E HIGH       tCLCL       ns       6         63       tEHDX       Data Hold Time to /E HIGH       0       ns       6         64       tDVEH       Data Hold Time to /E HIGH       0       ns       6         65       tEHDX       Data Hold Time to /E HIGH       0       ns       6         66       tDVEH       Data Hold Time to /E HIGH       0       ns       6         7       For non-arbitrated accesses, tDL is 3 RXC cycles for Register withs and for the first write to the Instruction Buffer, 6 RXC cycles for LANCAM reads.       6       For non-arbitrated accesses, tDSLRDL is 3 RXC cycles for Register and Instruction Buffer writes, 9 RXC cycles for CANCAM reads.         8       For non-arbitrated accesses, tDSLRDL is 3 RXC cycles for Register and Instruction Buffer writes, 9 RXC cycles for CAM reads.         9       For on-arbitrated acccesses, tDSLRDL is 3 RXC c	57	tDSHDZ	/UDS or /LDS HIGH to Data Output Hi-Z D	elay	ť	CLCL + 3	2 • tCLC	CL + 20	ns		
58       tELEH       //E LOW Period       4 + tCLCL       ns         59       tEHEL       //E HIGH Period       R + tCLCL       ns       7         60       tCDVEL       Control/Data Setup Time to /E LOW       1       ns       7         61       tECDX       Control/Data Hold Time to /E LOW       12       ns       7         62       tDVEH       Data Setup Time to /E HIGH       tCLCL       ns       7         63       tEHDX       Data Hold Time to /E HIGH       0       ns       7         63       tEHDX       Data Hold Time to /E HIGH       0       ns       7         63       tEHDX       Data Hold Time to /E HIGH       0       ns       7         64       tFHDX       Data Hold Time to /E HIGH       0       ns       7         65       tEHDX       Data Hold Time to /E HIGH       0       ns       7         63       tEHDX       Data Hold Time to /E HIGH       0       ns       7         64       tornon-arbitrated accesses, tVLIDL is 3 RXC cycles for Register mittes and for the first write to the Instruction Buffer of RXC cycles for LANCAM reads.       1       For non-arbitrated accesses, tDSLRDL is 3 RXC cycles for Register and Instruction Buffer writes, 9 RXC cycles for CAM reads.       15			LANCAM Interface	Switc	hing	Characte	ristics				
59       tEHEL       /E HIGH Period       R • tCLCL       ns       7         60       tCDVEL       Control/Data Setup Time to /E LOW       1       ns       1         61       tELCDX       Control/Data Hold Time to /E HIGH       tCLCL       ns       1         62       tDVEH       Data Setup Time to /E HIGH       tCLCL       ns       1         63       tEHDX       Data Hold Time to /E HIGH       tCLCL       ns       1         63       tEHDX       Data Hold Time to /E HIGH       tCLCL       ns       1         64       teHDX       Data Hold Time to /E LOW       1       ns       1         65       teHDX       Data Hold Time to /E HIGH       tCLCL       ns       ns         66       teHDX       Data Hold Time to /E LOW       1       ns       1         67       ron-arbitrated accesses, tWLRDL is 3 RXC cycles for Register writes and for the first write to the Instruction Buffer, and 9 RXC cycles for LANCAM reads.       6       R + non-arbitrated accesses, tBLRDL is 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer and FIFO reads, and 9 RXC cycles for LANCAM register reads, 6 RXC cycles for INSTruction Buffer reads, and 9 RXC cycles for LANCAM register accesses tays the tot instruction Buffer reads, and 9 RXC cycles for LANCAM register accesses, tBLDL is 3 RXC cycles for Register accesser wintin 20ns of the rising edge	No.	Symbol	Parameter	M	in	Тур.	Max	Units	Note	s	
60       CDVEL       Control/Data Setup Time to /E LOW       1       ns         61       tELCDX       Control/Data Hold Time from /E LOW       120       ns         62       IDVEH       Data Setup Time to /E HIGH       tCLCL       ns         63       tEHDX       Data Hold Time to /E HIGH       tCLCL       ns         64       tEHDX       Data Hold Time to /E HIGH       tCLCL       ns         65       tEHDX       Data Hold Time to /E HIGH       0       ns         66       tEHDX       Data Hold Time to /E HIGH       0       ns         67       non-arbitrated accesses       Notes         87       For non-arbitrated accesses, tRLRDL is 3 RXC cycles for Register writes and for the first write to the Instruction Buffer, 6 RXC cycles for LANCAM reads.         69       For non-arbitrated accesses, tDSLRDL is 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer writes, 9 RXC cycles for CAM writes, 3 RXC cycles for Register and Instruction Buffer writes, 9 RXC cycles for CAM reads.         60       rcycles for CAM writes, 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer reads, and 9 RXC cycles for CAM reads.         61       Athough the host interface is asynchronous, RXC is used internally to control operations. Therefore, for modeling purposes, MXS, NS, /IDS and /LDS can be assumed to hase a 10ns setup time with respect to the rising edge of RXC and /INT, /HBRDY and /FULL ca	58	tELEH	/E LOW Period			4 • tCLCL		ns			
61       tELCDX       Control/Data Hold Time from /E LOW       120       ns         62       tDVEH       Data Setup Time to /E HIGH       tCLCL       ns         63       tEHDX       Data Hold Time to /E HIGH       0       ns         64       tEHDX       Data Hold Time to /E HIGH       0       ns         65       tEHDX       Data Hold Time to /E HIGH       0       ns         66       teHDX       Data Hold Time to /E HIGH       0       ns         67       non-arbitrated accesses, tWLRDL is 3 RXC cycles for Register writes and for the first write to the Instruction Buffer, 6 RXC cycles for LANCAM reads.       For non-arbitrated accesses, tPLRDL is 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer writes, 9 RXC cycles for LANCAM writes, 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer writes, 9 RXC cycles for CAM reads.         61       For non-arbitrated accesses, tDSLRDL is 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer writes, 9 RXC cycles for CAM reads.         62       For non-arbitrated accesses, tDSLRDL is 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer writes, 9 RXC cycles for CAM reads.         63       Athough the host interface is asynchronous, RXC is used internally to control operations. Therefore, for modeling purpose, /WS, /RS, /UDS and /LDS can be assumed to have a 10ns setup time with respect to the rising edge of RXC and /INT, /HBRDY and /FULL can be assumed to have a 10ns setup time with respect to t	59	tEHEL	/E HIGH Period			R • tCLCL		ns	7		
62       IDVEH       Data Setup Time to /E HIGH       ICLCL       ns         63       IEHDX       Data Hold Time to /E HIGH       0       ns         Notes         If there are routines running due to network activity, access to the device is arbitrated and these times will be extended by an integer number of RXC cycles, the duration of which will be indicated by /INT going LOW.         67       ron-arbitrated accesses, tWLRDL is 3 RXC cycles for Register writes and for the first write to the Instruction Buffer, 6 RXC cycles for LANCAM reads.         7       For non-arbitrated accesses, tRLRDL is 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer and FIFO reads, and 9 RXC cycles for LANCAM reads.         8       For non-arbitrated accesses, tDSLRDL is 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer writes, 9 RXC cycles for LANCAM writes, 3 RXC cycles for CAM reads.         6       For non-arbitrated accesses, tDSLRDL is 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer writes, 9 RXC cycles for LANCAM writes, 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer writes, 9 RXC cycles for LANCAM reads.         6       For non-arbitrated accesses, tDSLRDL is 3 RXC cycles for Register reads, 16 RXC cycles for Instruction Buffer writes, 9 RXC cycles for CAM reads.         6       For ano-arbitrated accesses, tDSLRDL is 3 RXC cycles and 16 Nave a 10ns setup time with respect to the rising edge of RXC and /INT, /HBRDY and /FULL can be assumed to have a 10ns setup time with respect to the rising edge of RXC and XATCH and XFALL asset four XCC	60	tCDVEL	Control/Data Setup Time to /E LOW	1				ns			
63       TEHDX       Data Hold Time to /E HIGH       0       ns         Notes         If there are routines running due to network activity, access to the device is arbitrated and these times will be extended by an integer number of RXC cycles, the duration of which will be indicated by /INT going LOW.         Even non-arbitrated accesses, tWLRDL is 3 RXC cycles for Register writes and for the first write to the Instruction Buffer, 6 RXC cycles for the second write to the Instruction Buffer or the FIFO, and 9 RXC cyles for LANCAM writes.         Even non-arbitrated accesses, tRLRDL is 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer and FIFO reads, and 9 RXC cycles for LANCAM reads.         For non-arbitrated accesses, tBLRDL is 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer writes, 9 RXC cycles for LANCAM writes, 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer writes, 9 RXC cycles for CAM reads.         For non-arbitrated accesses, tDSLRDL is 3 RXC cycles for Register and Instruction Buffer writes, 9 RXC cycles for CAM reads.         Although the host interface is asynchronous, RXC is used internally to control operations. Therefore, for modeling purposes, /WS, /RS, /UDS and /LDS can be assumed to have a 10ns setup time with respect to the rising edge of RXC and /INT, /HBRDY and /FULL can be assumed to asset within 20ns of the rising edge of RXC. XMATCH and XFAIL asset four RXC cycles for a LANCAM register write then read, R is 8. For a LANCAM register write then read, R is 9. For a LANCAM register write then write, or read then read, R is 9. For a LANCAM register access read then write, R is 10. <td col<="" td=""><td>61</td><td>tELCDX</td><td>Control/Data Hold Time from /E LOW</td><td>12</td><td>20</td><td></td><td></td><td>ns</td><td>1</td><td></td></td>	<td>61</td> <td>tELCDX</td> <td>Control/Data Hold Time from /E LOW</td> <td>12</td> <td>20</td> <td></td> <td></td> <td>ns</td> <td>1</td> <td></td>	61	tELCDX	Control/Data Hold Time from /E LOW	12	20			ns	1	
<ul> <li>If there are routines running due to network activity, access to the device is arbitrated and these times will be extended by an integer number of RXC cycles, the duration of which will be indicated by /INT going LOW.</li> <li>For non-arbitrated accesses, tWLRDL is 3 RXC cycles for Register writes and for the first write to the Instruction Buffer, 6 RXC cycles for the second write to the Instruction Buffer or the FIFO, and 9 RXC cycles for LANCAM writes.</li> <li>For non-arbitrated accesses, tRLRDL is 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer and FIFO reads, and 9 RXC cycles for LANCAM reads.</li> <li>For non-arbitrated accesses, tDSLRDL is 3 RXC cycles for Register and Instruction Buffer writes, 9 RXC cycles for LANCAM writes, 3 RXC cycles for Register and Instruction Buffer reads, and 9 RXC cycles for LANCAM writes, 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer reads, and 9 RXC cycles for CAM writes, 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer reads, and 9 RXC cycles for CAM writes, 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer reads, and 9 RXC cycles for CAM writes, 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer reads, and 9 RXC cycles for CAM writes, 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer reads, and 9 RXC cycles for CAM reads.</li> <li>Although the host interface is asynchronous, RXC is used internally to control operations. Therefore, for modeling purposes, IMS, IRS, I/UDS and I/LDS can be assumed to have a 10ns setup time with respect to the rising edge of RXC and I/NT, IHBRDY and /FULL can be assumed to assert within 20ns of the rising edge of RXC and I/NT, IHBRDY and /FULL can be assumed to assert within 20ns of the rising edge of RXC and I/NT, IHBRDY and /FULL can be assumed to assert withet then write, or read then read, R is 9. For a LANCAM register write then read, R is 3. For a LANCAM register write then read, R is 9. For a LANCAM register wr</li></ul>	62	tDVEH	Data Setup Time to /E HIGH	tCL	.CL			ns			
<ul> <li>If there are routines running due to network activity, access to the device is arbitrated and these times will be extended by an integer number of RXC cycles, the duration of which will be indicated by /INT going LOW.</li> <li>For non-arbitrated accesses, tWLRDL is 3 RXC cycles for Register writes and for the first write to the Instruction Buffer, 6 RXC cycles for the second write to the Instruction Buffer or the FIFO, and 9 RXC cycles for LANCAM writes.</li> <li>For non-arbitrated accesses, TRTRDL is 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer and FIFO reads, and 9 RXC cycles for LANCAM reads.</li> <li>For non-arbitrated accesses, TRT's 1 for Write cycles and 2 for Read cycles.</li> <li>For non-arbitrated accesses, tDSLRDL is 3 RXC cycles for Register and Instruction Buffer writes, 9 RXC cycles for LANCAM writes, 3 RXC cycles for Register reads, 6 RXC cycles for Instruction Buffer reads, and 9 RXC cycles for LANCAM writes, 9 RXC cycles for CAN reads.</li> <li>Although the host interface is asynchronous, RXC is used internally to control operations. Therefore, for modeling purposes, /WS, /RS, /UDS and /LDS can be assumed to have a 10ns setup time with respect to the rising edge of RXC and /INT, /HBRDY and /FULL can be assumed to assett within 20ns of the rising edge of RXC. XMATCH and XFAIL assett four RXC cycles for a data move from address to DQ15-DQ0, R is 4. For a LANCAM register write then read, R is 8. For a LANCAM register write then read, R is 9. For a LANCAM register access read then write, R is 10.</li> </ul>	63	tEHDX	Data Hold Time to /E HIGH	(	)			ns			
TIMING DIAGRAMS RXC /RQ (SLAVE) /RQI (SLAVE) /RQI (SLAVE) 	5. Fo cy R. 6. Al ris R. 7. Fo Fo	or non-arb vcles for LA XC cycles though the odeling pu sing edge of XC. XMAT or a data r or a LANC	trated accesses, tDSLRDL is 3 RXC c ANCAM writes, 3 RXC cycles for Registe for CAM reads. host interface is asynchronous, RXC rposes, /WS, /RS, /UDS and /LDS can b of RXC and /INT, /HBRDY and /FULL ca CH and XFAIL assert four RXC cycles at nove from DQ15-DQ0 to address, R is 3 AM register write then read, R is 8. For a	ycles for r reads e assum n be as ter the 3. For a r LANC.	or Reg , 6 R) d intened to sume /MI in data AM re	gister and l XC cycles for o have a 10 ed to assert oput is valid. a move from	or Instruction ontrol oper ns setup tii within 20n n address t	on Buffer i ations. Th me with re s of the ri to DQ15-I	reads, a nerefore espect to sing edo DQ0, R	nd 9 , for o the je of is 4.	
/RQ (SLAVE) (1) (1) (1) (1) (1) (1) (1) (1	т	MING DIAG	RAMS								
/RQI (SLAVE) $(1 \rightarrow 1 \rightarrow$				$\square$	П						
/RQI (SLAVE)			/RQ (SLAVE)			<b>-</b> 1		_			
MU9C8148 ARBITRATION TIMING			/RQI (SLAVE)	►   <del>• (</del> 3	2						
			ا MU9C8148 ARE			MING					









23

	DADT		_			DAOK	05		_		TUD	
									T	EMPERA	TURE R	ANGE
MU9C8148-FC MU9C8148-TCC					68-PIN PLCC 80-PIN TQFP					-	-70°C	
									0-70 C			
					PACKAGE OUTLI			LINES	<b>_INES</b> Dimensions are in n			
Hd   +			FP									
Lead Count	Dim. A1	Dim. A2	Dim. b	Dim. c	Dim. D	Dim. E	Dim. e	Dim. Hd	Dim. H	e Dim. L	Dim. L1	
80	0.10 ±0.05	1.40 ±0.05	0.32 +0.06 -0.10	0.090 0.200	14.00 ±0.10	14.00 ±0.10	0.65	16.00 ±0.10	16.00 ±0.10		1.00	
Lead Count	Dim. A	Dim. B	Dim. C	Dim. D	Dim. E	Dim. E1	Dim. F	Dim. F1	Dim. a	Dim. b		
68	<u>.165</u> .200	<u>.013</u> .021	.020 TYP	<u>.070</u> .110	<u>.950</u> .958	<u>.985</u> .995	<u>.890</u> .930	.050 TYP	3° 6°	45° TYP		
MU 254 Hae US Tel	A Headqu SIC Semid B Mounta ckettstown A : (908) 97 x: (908) 97	conductor ain Avenu , NJ 0784 79-1010	e		A S C C T T F S	Asian Hea MUSIC See Special Exp Carnelray Canlubang The Philipp Tel: +63 4 Sales Tel/F	dquarter miconduc port Proce Industrial , Calamba ines 19 549 14 19 549 10 fax: +632	tors essing Zor Park a, Laguna 80 23/1024 723 62 15	ie 1	MUSIC S Torenstr 6471 JX The Neth Tel: +3	Eygelsho	uctors ven 2177
M	JSIC Semic	conductors	s agent or			Site at	MUSI produ perfor by M assun nor fo which	cts and spe mance, man USIC is be ned by MUS or any infrin may result nerwise unc	luctors re- ecifications nufacturat lieved to IC Semico gements from said	s at any tim ility, or relia be accurate onductors for of patents o use. No licen	he in order bility. Inform e, but no the use of s r of other t use is grante	e changes to its to improve on nation furnished responsibility is said information, hird-party rights ad by implication of any MUSIC