81

MV1448

ADVANCE INFORMATION

Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have *'pre-production'* status. Details given may, therefore, change without notice although we would expect this performance data to be representative of *'tull production'* status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

8.5MBIT PCM SIGNALLING CIRCUIT MV1448 HDB3 ENCODER/DECODER

This 8.544MBit PCM Signalling Circuit will perform the signalling and error detection functions for a 8.544MBit PCM transmission link operating to the appropriate CCITT recommendations. The circuit is fabricated in CMOS and operates from a single 5V supply with TTL compatible inputs and outputs.

The MV1448 is an encoder/deocder for the pseudo-ternary transmission code, HDB3 (CCITT Orange Book Vol. III.2 Annex to Rec. G703). The device encodes and decodes simultaneously and asynchronously. Error monitoring functions are provided to detect violations of HDB3 coding, all ones detection and loss of input (all zeros detection). In addition a loop back function is provided for terminal testing.

FEATURES

- HDB3 Encoding and Decoding to CCITT rec. G703
- Asynchronous Operation
- Simultaneous Encoding and Decoding
- Clock Recovery Signal Allows Clock Regeneration from Incoming HDB3 Data
- Loop Back Control
- HDB3 Error Monitor
- 'All Ones' Error Monitor
- Loss of Input Alarm (All Zeros Detector)
- Decoded Data in NRZ Form
- Low Power Operation
 - 2.048MHz or 8.544MHz Operation



Fig.1 Pin connections - top view

ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

Electrical Ratings

 +Vcc
 -0.5V to
 +7V

 Inputs
 Vcc +0.5V to
 GND -0.3V

 Outputs
 Vcc to
 GND -0.3V

10 NRZ DATA IN CLOCK R 14 ENCODER 01 CLOCK (ENCODER) 02 -0 15 ZEROS LOSS OF ŝ COUNTER LOOP TEST 12 ENABLE SWITCH NRZ DATA OUT ĀIN 12 DECODER ιN^λ BIN BIN CLOCK (DECODER) ERROR ERROR CIRCUIT 7 •• AIS RESET AIS AIS CIRCUIT

Fig.2 Block diagram



MV1448

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated): Supply voltage Vcc = 5V \pm 0.5V Ambient temperature T_{amb} = 0°C to +70°C

Static characteristics

Ohavaatariatia	Symbol	Pins	Value			Links	Conditions
Unaracteristic			Min.	Тур.	Max.	Units	Conditions
Low level input voltage	Vı∟	All inputs	-0.3		0.8	v	
Low level input current	h∟.	· ·			50	μA	VIL = OV
High level input voltage	Vн		2.0		Vcc	V	
High level input current	Ын				50	μA	Vін = 5V
Low level output voltage	Vol	All			0.4	V	Isink = 2.0mA
		outputs					
High level output voltage	Vон		2.8			V I	Isource = 2mA both
			Vcc-0.75			V	Isource = 1mA J apply
Supply current	Icc			2	4	mA	All inputs to 0V
							All outputs open circuit

Dynamic characteristics

Characteristic	Symbol	Value			Linite	Conditions
		Min.	Тур.	Max.	Units	Condruona
Max. clock (encoder) frequency	Fmaxenc	10			MHz	Figs. 10, 15
Max. clock (decoder) frequency	Fmaxdec	10			MHz	Figs. 11, 15
Propagation delay clock encoder to O1, O2	tpd1A/B		50		ns	Figs. 8, 10, 15 See Note 1
Rise and fall times O1, O2				20	ns	Figs. 10, 15
tpd1A - tpd1B difference				20	ns	Figs. 10, 15
Propagation delay clock to	tpd3		50		ns	Loop test enable $=$ '1',
clock regenerate (clock R)						Figs. 10, 15
Setup time of NRZ data in to clock (encoder)	ts3		40		ns	Figs. 7, 10, 15
Hold time of NRZ data in	th3		40		ns	Figs. 7, 10, 15
Propagation delay AIN, BIN	tpd2		50		ns	Loop test enable = '0',
to clock regenerate						Figs. 13, 15
Propagation delay clock	tpd4		50		ns	Figs. 12, 15
Repagation dolay Poset AIS	tod5		50		-	Lean test enable $\rightarrow 0$
falling edge to AIS output	tpus		50		115	Ecop lest enable -0 ,
Propagation delay clock	tod6		50		ne	Figs. 14, 13
(decoder) to NBZ data out	ipuu		50		113	11gs. 7, 11, 10 Gee Note 2
Setup time of Āin , Bin to	ts1		40		ns	Figs. 7, 11, 15
clock (decoder)						
Hold time of AIN, BIN to	th1		5		ns	Figs. 7, 11, 15
Clock (decoder)	450	20				Fine 7 44 45
Hold time of Reset AIS – 0	th2	30	50		ns	Figs. 7, 14, 15
to Popot AIS	ISZ		50		ns	Figs. 7, 14, 15
Setup time Reset AIS - '1'	to 2				-	Figo 14 15
to clock (decoder)	132	Ŭ			115	1 iyə. i v , 10
Propagation delay clock			50		ne	
(decoder) to LIP			50			
(400040)) 10 211						

High Density Bipolar 3 (HDB3) is a pseudo-ternary signal in which the number of consecutive zeros that may occur is restricted to a maximum number of three. In any sequence of four consecutive binary zeros, the ultimate zero is substituted by a 'mark' (+ or -) of the same polarity as the previous mark, i.e. it violates AMI code (Alternate Mark Inversion) and is termed a 'violation'. To ensure parity between marks of opposite polarity, the first zero is substituted by an additional mark when there would otherwise be an even number of marks between 'violations'. Thus violations alternate in polarity.

FUNCTIONAL DESCRIPTION

Functions listed by pin number

1. NRZ data in

Input data for encoding into ternary form. The data is clocked by the negative going edge of the Clock (Encoder). Clock (Encoder)

Clock for encoding data on pin 1.

3. LIP

Loss if input circuit detects eleven consecutive zeros at the decoder input and then gives an output high. Any logic '1' at the input (AIN or BIN = 0) resets this count.

NRZ data out 4.

Decoded binary data from pseudo-ternary inputs AIN and Bin.

5. Clock (Decoder)

Clock for decoding data on AIN and BIN, or O1 and O2 in loop test mode

6,7. Reset AIS, AIS

Logic '0' on Reset AIS resets a decoded zero counter and either resets AIS output to '0' provided 3 or more zeros have been decoded in the preceding Reset AIS = 1 period, or sets AIS to '1' if less than 3 zeros have been decoded in the

preceding Reset AIS = 1 period to indicate loss of time slot zero. Logic '1' on Reset AIS enables the internal decoded zero counter.

R Ground

- Zero volts.
- 9. Error

A logic '1' indicates that a violation of the HDB3 encoding law has been detected i.e. 3 '1's of the same polarity.

10. Clock R

OR function of AIN, BIN for clock regeneration when pin 12 = '0', OR function of O₁, O₂ when pin 12 = 1'.

11.13. AIN. BIN

Inputs representing the received ternary PCM signal. $\overline{A}_{IN} =$ '0' represents a positive going '1', \overline{B}_{IN} = '0' represents a negative going '1'. Ain and Bin are sampled by the positive going edge of the clock decoder. Ain and Bin may be interchanged.

12. Loop test enable

TTL input to select normal or loop back operation. Pin 14 = '0' selects normal operation, encode and decode are independent and asynchronous. When pin 14 = '1' O1, is connected internally to Ain and O2 to Bin. Clock R becomes the OR function of O1, O2 N.B. A decode clock has to be supplied, or regenerated. The delay from NRZ in (pin 1) to NRZ out (pin 4) is about 6% clock periods in loop back. 14,15. O1, O2

Outputs representing the ternary encoded PCM HDB3 signal for line transmission. O1 and O2 are in Return to zero from and are clocked out on the positive going edge of the encode clock. The length of O1 and O2 pulses is set by the positive clock pulse length. Use suitable line drivers from these two outputs such that O1 gives positive going pulse and O2 gives negative going pulse. 16.

+Vcc

Positive 5V \pm 10% supply.



Fig. 3 Decode waveforms



Fig.4 Encode waveforms



Fig.5 HDB3 error output waveforms



Fig.6 AIS error and Reset waveforms



Fig.7 Decoder timing relationship



Fig.8 Encoder timing relationship











MV1448





Fig.15 Test timing definitions