



MV4320

KEYPAD PULSE DIALLER

The MV4320 series is fabricated using ISO-CMOS high density technology. The device is a pin-for-pin replacement for the DF320 Loop Disconnect Dialler and offers wider operating supply voltage range and lower power dissipation. The MV4320 accepts up to 20 digits from a standard 2 of 7 keypad and offers a REDIAL option activated by key #. The device provides dial pulsing and muting outputs and has a HOLD pin for interrupting a dialling sequence. Outpulsing mark/space ratio and dialling speed are pin selectable.

The MV4320 is available in Ceramic DIL (DG, -40°C to \pm 85°C).




Fig.1 Pin connections (top view)

FEATURES

- Pin for Pin Replacement for the DF320
- 2.5V to 5.5V Supply Voltage Operating Range
- 375 µW Dynamic Power Dissipation at 3V
- Uses Inexpensive 3.58 MHz Ceramic Resonator or Crystal
- Stores up to 20 Digits
- Selectable Outpulsing Mark/Space Ratio
- Selectable Dialling Speeds of 10, 16, 20 and 932 Hz
- Low Cost

APPLICATIONS

- Pushbutton Telephones
- Tone to Pulse Converters
- Mobile Telephone
- Repertory Dialers




Fig.2 MV4320 functional block diagram

DC ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

 $V_{DD} = 3.0 \text{ V}$; $T_{amb} = +25^{\circ}\text{C}$; $f_{CLK} = 3.579545 \text{ MHz}$ All voltages wrt V_{SS}

	CHARACTERISTICS		SYMBOL	MIN	TYP*	МАХ	UNITS	TEST CONDITIONS			
1	S	Supply Voltage Operating Range		V _{DD}	2.5		5.5	٧			
2	P	Standby Supply Current		I _{DDS}		1.0	10.0	μА	CE = V _{SS}		
3	L	Operating Supply Current		I _{DD}		125	200	μА	3.579545 MHz Crystal, CXTALOUT = 12pF		
4		Pull-Up Transistor Source Current		IIL	-0.5	-3.0	-12.0	μΑ	V _{IN} = V _{SS}	X ₁ ,X ₂ ,X ₃	
5		Input Leakage Current		Iн		0.1		nΑ	$V_{1N} = V_{DD}$	Y ₁ ,Y ₂ ,Y ₃ ,Y ₄	
6	_ z	Input Leakage Current		l _{IL}		-0.1		nΑ	V _{IN} = V _{SS}	M/S,IDP,F01,	
7	P	Pull-Down Transistor Sink Current		l _{iH}	0.5	3.0	12.0	μΑ	V _{IN} = V _{DD}	F02,FD,HOLD	
8	Ť	Logic '0' Level		V _{IL}			0.9	٧	All inputs		
9		Logic '1' Level		V _{IH}	2.1			٧			
10	0	Voltage	Low-Level	V _{OL}		0	0.01	٧	No Load		
11	U	Levels	High-level	V _{OH}	2.99	3	l	V			
12	P U T	ا ا ا ا ا	N-Channel Sink	l _{OL}	0.8	2.0		mA	V _{OUT} = 2.3V	DP, M1/M2	
13	'		P-Channel Source	l _{он}	-0.8	-2.0		mA	V _{OUT} = 0.7V		

AC ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

 V_{DD} = 3.0 V; \dot{T}_{amb} = +25°C; f_{CLK} = 3.579545 MHz All voltages wrt V_{SS}

		CHARACTERISTICS	SYMBOL	MIN	TYP*	МАХ	UNITS	TEST CONDITIONS		
14		Output Rise Time Output Fall Time			1.0		us	DP,M ₁ .		
15					1.0		us	C _L = 50pF		
16		Maximum Clock Frequency	t _{CLK}	3.58			MHz	3.579545 MHz Crystal		
17		Mark to Space Ratio	M/S		2:1			Note 1		
18	D	Mark to Space natio			3:2			Note 1		
19	Y N				10					
20	A :	Impulsing Rate = $\frac{1}{T}$			16		Hz	Note 1		
21	C	†			20		1 "			
22					932					
23		Clock Start Up Time	t _{on}		1.5	4	ms	Timed from CE '1'		
24		Input Capacitance	C _{in}		5.0		pF	Any Input		

Typical parametric values are for Design Aid Only, not guaranteed and not subject to production testing. Timing waveforms are subject to production functional test.
 NOTES:

OPERATING NOTES

The first key entered in any dialling sequence initiates the oscillator by internally taking CE high. Digits may be entered asynchronously from the keypad. Dialling and mute functions are output as shown in figures 3 and 4. Figure 3 shows use of the circuits with external control of CE. This mode is useful if a bistable latching relay is used to mute and switch the complete pulse dialler circuit. In

this mode, the pulse occurring on M1 when CE is taken high, with no keypad input, can be used to initiate the bistable latching relay. Figure 4 shows the timing diagram for the CE internal control mode. Initially CE is low and goes high on recognition of the first valid key input. Keypad data is entered asynchronously.

^{1.} See Pin Function, Table 1.




Fig.3 Keypad pulse dialer timing diagram, CE-External control




Fig.4 Keypad pulse dialer timing diagram, CE-Internal control

ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

	MIN.	MAX.
V _{DD} -V _{SS}	-0.3V	10V
Voltage on any pin	$V_{SS} - 0.3V$	$V_{DD} + 0.3V$
Current at any pin	00	10mA
Operating Temperature	-40°C	+85°C
Storage Temperature	-65°C	+ 150°C
Power Dissipation		1000 mW
Derate 16 mW/°C above 75°C	. All leads soldere	d to PC board.




Fig.5 Application diagram

MV4320

PIN FUNCTIONS

v _{DD}	Positive voltage supply									
DP	Dial Pulsing Output Buffer									
M1	Mute Output (Off Norr	nai) Buffer								
M/S	Mark/Space (Break/Ma	O/C	2:1							
	1	V _{DD}	3:2							
F01,F02	Impulsing Rate Selection. On-chip pull-down transistor to V _{SS} . * Assumes f _{CLK} = 3.579545MHz.	F01 O/C	F02	Nominal Impulsing Rate	Actual*	ate Clo	System ock frequency			
		O/C VDD VDD	0/C V _{DD} 0/C V _{DD}	10Hz 20Hz 932Hz 16Hz	10,13Hz 19,42Hz 932,17Hz 15,54Hz	2	303.9Hz 582.6Hz 27,965.1Hz 466.1Hz			
CE XTAL IN	Chip Enable. An active Crystal Input. Active, c				de, or by exte	ernal forc	ing.			
XTAL OUT	Crystal Output Buffer	to drive crys	tal.							
v _{ss} _	System ground									
x ₁ ,x ₂ ,x ₃	Column keyboard Inputs. On-chip pull-up transistors to V _{DD} . Active LOW.									
Y ₁ ,Y ₂ ,Y ₃ ,Y ₄	.Y4 Row keyboard Inputs. On-chip pull-up transistors to V _{DD} . Active LOW.									
HOLD	l 			npulsing, hold occurs	when the cu	rrent digit	t is complete			