


## CMOS/LSI 30/32-BIT STATIC SHIFT REGISTERS WITH PARALLEL TRUE/COMPLEMENT OUTPUTS

The devices are available in 40-pin plastic DIL (DP) package.

- Direct LCD Drive
- CMOS Low Power ( $1\ \mu\text{A}$ )
- 3 to 18 Volt Operation
- On-Chip Wave-Shaping
- High Speed (Typ. 3MHz) Shift Register



## DC ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

 $T_{amb} = +25^{\circ}\text{C}$ 

| CHARACTERISTIC                |       | SYMBOL | TEST CONDITIONS |              |     | LIMIT |      |      | UNIT |   |
|-------------------------------|-------|--------|-----------------|--------------|-----|-------|------|------|------|---|
|                               |       |        | VO<br>Volts     | VDD<br>Volts |     | Min.  | Typ. | Max. |      |   |
| Quiescent Device Current      |       | IL     |                 |              | 5   | —     | 0.5  | 50   | uA   |   |
|                               |       |        |                 |              | 10  | —     | 1    | 100  |      |   |
| Low-Level<br>Output Voltage   |       | VOL    |                 |              | 5   | —     | 0    | 0.01 | V    |   |
|                               |       |        |                 |              | 10  | —     | 0    | 0.01 |      |   |
| High-Level                    |       | VOH    |                 |              | 5   | 4.99  | 5    | —    |      |   |
|                               |       |        |                 |              | 10  | 9.99  | 10   | —    |      |   |
| Noise Immunity<br>(Any Input) |       | VNL    |                 |              | 0.8 | 5     | 1.5  | 2.25 | —    | V |
|                               |       |        |                 |              | 1.0 | 10    | 3    | 4.5  | —    |   |
|                               |       | VNH    |                 |              | 4.2 | 5     | 1.5  | 2.25 | —    |   |
|                               |       |        |                 |              | 9.0 | 10    | 3    | 4.5  | —    |   |
| Output Drive Current          | D OUT | IDN    | N-Channel       | 0.5          | 5   | 0.8   | 1.7  | —    | mA   |   |
|                               |       |        |                 | 0.5          | 10  | 1.0   | 3.0  | —    |      |   |
|                               |       | IDP    | P-Channel       | 4.5          | 5   | −0.35 | −0.9 | —    |      |   |
|                               |       |        |                 | 9.5          | 10  | −0.8  | −1.9 | —    |      |   |
|                               | Q OUT | IDN    | N-Channel       | 0.5          | 10  | 50    | 250  | —    | uA   |   |
|                               |       | IDP    | P-Channel       | 9.5          | 10  | −50   | −250 | —    |      |   |
| Input Current                 |       | II     |                 |              |     | —     | 10   | —    | pA   |   |

## AC ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

 $T_{amb} = +25^{\circ}\text{C}$ ,  $C_L = 50\text{pF}$ 

All input rise and fall times = 20ns

| CHARACTERISTIC            |                     | SYMBOL | TEST CONDITIONS             | VDD<br>Volts | LIMIT |      |      | UNIT |
|---------------------------|---------------------|--------|-----------------------------|--------------|-------|------|------|------|
|                           |                     |        |                             |              | Min.  | Typ. | Max. |      |
| Propagation Delay Time    | $t_{PHL}$ $t_{PLH}$ |        |                             | 10           | —     | 300  | —    | ns   |
| Transition Time           | $t_{THL}$           |        | D OUT ( $C_L=50\text{pF}$ ) | 10           | —     | 70   | 130  | ns   |
|                           | $t_{TLH}$           |        | Q OUT ( $C_L=15\text{pF}$ ) | 10           | —     | 300  | —    | ns   |
| Maximum Clock Frequency   | $f_{CL}$            |        |                             | 10           | 1.0   | 3.0  | —    | MHz  |
| Minimum Clock Pulse Width | $t_{WL}$ $t_{WH}$   |        |                             | 10           | —     | 200  | —    | ns   |
| Minimum Reset Pulse Width | $t_{WH(R)}$         |        |                             | 10           | —     | 200  | —    | ns   |
| Input Capacitance         | $C_I$               |        | Any Input                   |              | —     | 5    | —    | pF   |

Note 1. Voltages with respect to  $V_{SS}$ 

Note 2. Typical temperature coefficient for all values = 0.3%/°C

## ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

| PARAMETER                   | SYMBOL | LIMIT           | UNIT |
|-----------------------------|--------|-----------------|------|
| DC Supply Voltage           | VDD    | -0.5 to 18      | V    |
| Input Voltage               | VIN    | -0.5 to VDD+0.5 | V    |
| DC Current Drain per Pin    | I      | 10              | mA   |
| Operating Temperature Range | TA     | 0 to 70         | °C   |
| Storage Temperature Range   | Ts     | -65 to 125      | °C   |

## OPERATING NOTES

The MV4330 and MV4332 accept a serial input DI which is shifted into the register on the positive transition of the clock (CLK) input. A feature of these devices is that the clock input and the true/complement control (T/C) input have wave-shaping circuits (Fig.3) to ensure fast edges on-chip regardless of the shape of the incoming signals.

The MV4330 also has the reset (RST) input gated with the clock input for synchronous reset on the positive transition of the clock. The MV4332 has asynchronous reset (RST) inputs which are active HIGH.

The parallel outputs of the shift registers are available in either true or complementary form dependent on the state of the true/complement control input. When input is logic-level LOW, the true form is available at all parallel outputs and when the input goes HIGH, the parallel outputs immediately revert to the complementary form of the data stored in each register. This action is independent of the clock input condition. A serial data (DO) output is provided for applications using longer shift registers, etc. This output is the true form of the last stage of the register.




Fig.3 Wave shaping circuit




Fig.4 One stage of shift register




Fig.5 Typical application