


## AMI5HG 0.5 micron CMOS Gate Array

### Description

MX4x is a family of four-to-one digital multiplexers.

Logic Symbol	Truth Table																																																															
	<table border="1"> <thead> <tr> <th>I0</th> <th>I1</th> <th>I2</th> <th>I3</th> <th>S1</th> <th>S0</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>X</td> <td>L</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>X</td> <td>H</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>L</td> <td>X</td> <td>H</td> <td>L</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>H</td> <td>X</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	I0	I1	I2	I3	S1	S0	Q	L	X	X	X	L	L	L	H	X	X	X	L	L	H	X	L	X	X	L	H	L	X	H	X	X	L	H	H	X	X	L	X	H	L	L	X	X	H	X	H	L	H	X	X	X	L	H	H	L	X	X	X	H	H	H	H
	I0	I1	I2	I3	S1	S0	Q																																																									
	L	X	X	X	L	L	L																																																									
	H	X	X	X	L	L	H																																																									
	X	L	X	X	L	H	L																																																									
	X	H	X	X	L	H	H																																																									
	X	X	L	X	H	L	L																																																									
	X	X	H	X	H	L	H																																																									
	X	X	X	L	H	H	L																																																									
X	X	X	H	H	H	H																																																										

Core Logic

### HDL Syntax

Verilog ..... `MX4x inst_name (Q, I0, I1, I2, I3, S0, S1);`

VHDL ..... `inst_name: MX4x port map (Q, I0, I1, I2, I3, S0, S1);`

### Pin Loading

Pin Name	Equivalent Loads			
	MX41	MX42	MX44	MX46
I0	1.0	1.0	1.0	1.0
I1	1.0	1.0	1.0	1.0
I2	1.0	1.0	1.0	1.0
I3	1.0	1.0	1.0	1.0
S0	3.3	3.3	3.3	3.3
S1	3.3	2.1	2.1	2.1

## AMI5HG 0.5 micron CMOS Gate Array

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
MX41	8.0	TBD	15.3
MX42	9.0	TBD	19.9
MX44	11.0	TBD	24.9
MX46	12.0	TBD	23.2

a. See page 2-15 for power equation.

### Propagation Delays (ns)

Conditions: T<sub>J</sub> = 25°C, V<sub>DD</sub> = 5.0V, Typical Process


Cell	Number of Equivalent Loads		1	4	8	13	17 (max)
	MX41	From: Any Ix Input To: Q	t <sub>PLH</sub>	0.69	0.82	0.95	1.09
t <sub>PHL</sub>			0.75	0.92	1.10	1.31	1.46
From: Any Sx Input To: Q		t <sub>PLH</sub>	0.80	0.92	1.05	1.20	1.31
	t <sub>PHL</sub>	1.00	1.16	1.34	1.54	1.69	
MX42	Number of Equivalent Loads		1	8	15	22	30 (max)
	From: Any Ix Input To: Q	t <sub>PLH</sub>	0.65	0.79	0.89	0.97	1.06
		t <sub>PHL</sub>	0.70	0.84	0.95	1.04	1.14
From: Any Sx Input To: Q	t <sub>PLH</sub>	0.76	0.91	1.01	1.10	1.19	
	t <sub>PHL</sub>	0.89	1.03	1.14	1.24	1.35	
MX44	Number of Equivalent Loads		1	14	28	42	56 (max)
	From: Any Ix Input To: Q	t <sub>PLH</sub>	0.69	0.80	0.90	1.00	1.11
		t <sub>PHL</sub>	0.74	0.84	0.95	1.06	1.18
From: Any Sx Input To: Q	t <sub>PLH</sub>	0.80	0.90	1.00	1.08	1.18	
	t <sub>PHL</sub>	0.95	1.09	1.18	1.27	1.36	
MX46	Number of Equivalent Loads		1	21	42	62	83 (max)
	From: Any Ix Input To: Q	t <sub>PLH</sub>	0.75	0.87	0.96	1.05	1.13
		t <sub>PHL</sub>	0.78	0.91	1.02	1.12	1.22
From: Any Sx Input To: Q	t <sub>PLH</sub>	0.84	0.97	1.06	1.15	1.22	
	t <sub>PHL</sub>	1.00	1.12	1.23	1.33	1.42	

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Core Logic

**AMI5HG 0.5 micron CMOS Gate Array**

**Logic Schematic**



**Core  
Logic**