



N-Channel Enhancement Mode Power MOSFET

The MX8806 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 2.5V.


This device is suitable for use as a load switch or in PWM applications.

General Features



- ◆ $V_{DS} = 16V, I_D = 7A$
- $R_{DS(ON)}$ (Typ.) 11m Ω @ $V_{GS} = 4.5V$
- $R_{DS(ON)}$ (Typ.) 12m Ω @ $V_{GS} = 3.8V$
- $R_{DS(ON)}$ (Typ.) 14m Ω @ $V_{GS} = 2.5V$
- ◆ High Power and current handling capability
- ◆ Lead free product is acquired
- ◆ Surface Mount Package

Application

- ◆ PWM application
- ◆ Load switch



Schematic diagram



Marking and pin assignment
SOT-23-6 (TOP VIEW)

ASO Absolute Maximum Ratings ($T_A = 25^\circ C$ unless otherwise noted)

| Parameter | Symbol | Limit | Unit |
|--|----------------|------------|------------|
| Drain-Source Voltage | V_{DS} | 16 | V |
| Gate-Source Voltage | V_{GS} | ± 12 | V |
| Drain Current-Continuous | I_D | 7 | A |
| Drain Current-Pulsed (Note 1) | I_{DM} | 28 | A |
| Maximum Power Dissipation | P_D | 1.5 | W |
| Operating Junction and Storage Temperature Range | T_J, T_{STG} | -55 To 150 | $^\circ C$ |



Thermal Characteristic

| | | | |
|--|-----------------|------|---------------|
| Thermal Resistance, Junction-to-Ambient (Note 2) | $R_{\theta JA}$ | 83.3 | $^{\circ}C/W$ |
|--|-----------------|------|---------------|

Electrical Characteristics (TA=25 $^{\circ}C$ unless otherwise noted)

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
|---|--------------|--|------|------|-----------|------------|
| Off Characteristics | | | | | | |
| Drain-Source Breakdown Voltage | BV_{DSS} | $V_{GS}=0V, I_D=250\mu A$ | 16 | - | - | V |
| Zero Gate Voltage Drain Current | I_{DSS} | $V_{DS}=15V, V_{GS}=0V$ | - | - | 1 | μA |
| Gate-Body Leakage Current | I_{GSS} | $V_{GS}=\pm 10V, V_{DS}=0V$ | - | - | ± 100 | nA |
| On Characteristics (Note 3) | | | | | | |
| Gate Threshold Voltage | $V_{GS(th)}$ | $V_{DS}=V_{GS}, I_D=250\mu A$ | 0.45 | 0.7 | 0.95 | V |
| Drain-Source On-State Resistance | $R_{DS(on)}$ | $V_{GS}=4.5V, I_D=6A$ | 9.5 | 11 | 14 | m Ω |
| | | $V_{GS}=3.8V, I_D=5.0A$ | 11.4 | 12 | 15 | m Ω |
| | | $V_{GS}=2.5V, I_D=4A$ | 13 | 14 | 16.5 | m Ω |
| Forward Transconductance | g_{FS} | $V_{DS}=5V, I_D=7A$ | - | 20 | - | S |
| Dynamic Characteristics (Note4) | | | | | | |
| Input Capacitance | C_{iss} | $V_{DS}=10V, V_{GS}=0V,$ $F=1.0MHz$ | - | 1150 | - | PF |
| Output Capacitance | C_{oss} | | - | 185 | - | PF |
| Reverse Transfer Capacitance | C_{rss} | | - | 145 | - | PF |
| Switching Characteristics (Note 4) | | | | | | |
| Turn-on Delay Time | $t_{d(on)}$ | $V_{DD}=10V, R_L=1.35\Omega$ $V_{GS}=5V, R_{GEN}=3\Omega$ | - | 6 | - | nS |
| Turn-on Rise Time | t_r | | - | 13 | - | nS |
| Turn-Off Delay Time | $t_{d(off)}$ | | - | 52 | - | nS |
| Turn-Off Fall Time | t_f | | - | 16 | - | nS |
| Total Gate Charge | Q_g | $V_{DS}=10V, I_D=7A,$ $V_{GS}=4.5V$ | - | 15 | - | nC |
| Gate-Source Charge | Q_{gs} | | - | 0.8 | - | nC |
| Gate-Drain Charge | Q_{gd} | | - | 3.2 | - | nC |
| Drain-Source Diode Characteristics | | | | | | |
| Diode Forward Voltage (Note 3) | V_{SD} | $V_{GS}=0V, I_S=1A$ | - | - | 1.2 | V |
| Diode Forward Current (Note 2) | I_S | | - | - | 7 | A |

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
 2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
 3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
- Guaranteed by design, not subject to production



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: Switching Test Circuit




Figure 2: Switching Waveforms




Figure 3 Power Dissipation




Figure 6 Drain-Source On-Resistance




Figure 5 Output CHARACTERISTICS







Figure 8 Drain-Source On-Resistance




Vgs Gate-Source Voltage (V)
Figure 7 Transfer Characteristics




Vds Drain-Source Voltage (V)
Figure 8 Capacitance vs Vds



Vgs Gate-Source Voltage (V)
Figure 9 Rdson vs Vgs



Vds Drain-Source Voltage (V)
Figure 10 Capacitance vs Vds



Qg Gate Charge (nC)
Figure 11 Gate Charge




Figure 13 Safe Operation Area




Figure 14 Normalized Maximum Transient Thermal Impedance

矽源特科技
ChipSourceTek



SOT23-6 PACKAGE INFORMATION

