

Doc. Number: DN0382923

- □ Tentative Specification
- □ Preliminary Specification
- Approval Specification

MODEL NO.: N070ICE-G02(C3)

Product ID: GN070ICE0030S

Customer: Asus
APPROVED BY SIGNATURE
Name (Title)
Name / Title
Note:
Please return 1 copy for your confirmation with your
signature and comments.

Approved By	Checked By	Prepared By
陳鵲如	張智勝	季維康

Version 1.2 20 June 2014 1 / 41



CONTENTS

1.GENERAL DESCRIPTION	
1.1 OVERVIEW	
1.2 GENERAL SPECIFICATIONS	
2. MECHANICAL SPECIFICATIONS	4
2.1 CONNECTOR TYPE	4
3. ABSOLUTE MAXIMUM RATINGS	5
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	5
3.2 ELECTRICAL ABSOLUTE RATINGS	5
3.2.1 TFT LCD MODULE	5
4. ELECTRICAL SPECIFICATIONS	6
4.1 FUNCTION BLOCK DIAGRAM	6
4.2. INTERFACE CONNECTIONS	6
	8
4.3.1 LCD ELECTRICAL SPECIFICATIONS	8
4.3.2 LED CONVERTER SPECIFICATIONS	9
4.3.3 BACKLIGHT UNIT	9
4.4 MIPI DSI INPUT SIGNAL TIMING SPECIFICATIONS	10
4.4.1 DC ELECTRICAL CHARACTERISTIC	10
4.4.2AC ELECTRICAL CHARACTERISTIC	12
4.5 MIPI INTERFACE (MOBILE INDUSTRY PROCESSING INTERFACE)	17
4.6 POWER ON/OFF SEQUENCE 5. OPTICAL CHARACTERISTICS 5.1 TEST CONDITIONS	18
5. OPTICAL CHARACTERISTICS	21
5.1 TEST CONDITIONS	21
5.2 OPTICAL SPECIFICATIONS	21
6. RELIABILITY TEST ITEM	25
7. PACKING	26
7.1 MODULE LABEL	26
7.2 CARTON	27
7.3 PALLET	28
7.4 UN-PACKAGING METHOD	29
8. PRECAUTIONS	30
8.1 HANDLING PRECAUTIONS	30
8.2 STORAGE PRECAUTIONS	30
8.3 OPERATION PRECAUTIONS	30
Appendix, OUTLINE DRAWING	·3′

2/41



REVISION HISTORY

Version	Date	Page	Description					
0.0	Mar., 26, 2014	All	Spec Ver.0.0 was first issued.					
		4	Connector Type					
		8	Output Logic Voltage					
1.0	Jun, 06, 2014	15	Continuous Mode & Non-continuous Mode mark					
		26	Module Label 2D Code					
		31	Update OUTLINE DRAWING (AA to OD & OR Code)					
1.1	Jun, 11, 2014	26	Update 2D Code Rule					
1.2	Jun., 20, 2014	26	Update MODULE LABEL INNOLUX mark					
			• Jid					
			Clo					
			350					
Supply & Purchase								



Version 1.2 20 June 2014 3 / 41



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N070ICE-G02 is a 7" (7" diagonal) TFT Liquid Crystal Display module with LED Backlight unit and 31 pins MIPI interface. This module supports 800 x 1280 WXGA mode.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	7" diagonal		
Driver Element	a-si TFT active matrix		-
Pixel Number	800 x R.G.B. x 1280	pixel	-
Pixel Pitch	0.11775 (H) x 0.11775 (V)	mm	A
Pixel Arrangement	RGB vertical stripe		- () -
Display Colors	16,777,216 (8bit color depth)	color) ` -
Transmissive Mode	Normally black		-
Surface Treatment	Hard coating (3H), Glare	0/0	-
Luminance, White	300	Cd/m2	
Power Consumption	1.47 W (Max.) (Panel 0.4 W (Max.), BLU 1.07W (Max.))	U .	(1)


Note (1) The specified power consumption (without LED converter efficiency) is under the conditions at VCI = 3.3 V, VDDI= 1.8V, fv = 60 Hz, Brightness = 300nits, I_{F_LED} = 18mA and Ta = 25 ± 2 $^{\circ}$ C, whereas white pattern is displayed.

2. MECHANICAL SPECIFICATIONS

It	tem	Min.	Typ.	Max.	Unit	Note
	Horizontal (H)	103.3	103.5	103.7	mm	
Module Size	Vertical (V)	162.02	162.22	162.42	mm	(1)
Wiodule 0120	Thickness (T)		113	2.65 (w/o PCBA) 4.51 (w/ PCBA)	mm	(1)
Bezel Area	Horizontal	97.15	97.35	97.55	mm	
(CF Polarizer)	Vertical	153.62	153.82	154.02	mm	
Active Area	Horizontal	7	94.2		mm	
	Vertical		150.72		mm	
W	eight	-	-	88	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

2.1 CONNECTOR TYPE



Please refer to Appendix Outline Drawing for detail design.

Connector Part No.: Panasonic AYF333135 or I-PEX 20613-031E-01

Version 1.2 20 June 2014 4 / 41



3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT


Item	Symbol	Va	lue	Unit	Note
iteiii	Syllibol	Min.	Max.	Oilit	Note
Storage Temperature	T _{ST}	-20	+70	°C	(1)
Operating Ambient Temperature	T _{OP}	-10	+60	°C	(1), (2)

Note (1) (a) 90 %RH Max. (Ta <= 40 °C).

(b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).

(c) No condensation.

Note (2) The temperature of panel surface should be -10 °C min. and 70 °C max.



3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
Kelli	Cymbol	Min.	Max.	Oille	Note
Power Supply Voltage	VCI	-0.3	+5.0	V	(1)
r ower Supply voltage	VDDI	-0.3	+2.0	V	(1)


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 1.2 20 June 2014 **5 / 41**



4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2. INTERFACE CONNECTIONS


PIN ASSIGNMENT

Pin	Symbol	I/O	Description	Remark
1	GND	Р	Ground	
2	D3_P	I	MIPI differential data3 input (Positive)	
3	D3_N	I	MIPI differential data3 input (Negative)	
4	GND	Р	Ground	
5	D2_P		MIPI differential data2 input (Positive)	
6	D2_N	ار	MIPI differential data2 input (Negative)	
7	GND	Р	Ground	
8	CLK_P		MIPI differential clock input (Positive)	
9	CLK_N	I	MIPI differential clock input (Negative)	
10	GND	Р	Ground	
11	D1_P	I.	MIPI differential data1 input (Positive)	
12	D1_N	$\langle 1 \rangle$	MIPI differential data1 input (Negative)	
13	GND	χP	Ground	
14	D0_P		MIPI differential data0 input (Positive)	
15	D0_N	I	MIPI differential data0 input (Negative)	
16	GND	Р	Ground	
17	RST	I	Device reset signal	I/O
18	VCI	Р	3.3V input	3.0V~3.6V
19	VCI	Р	3.3V input	3.0V~3.6V
20	NC			
21	VDDI	Р	1.8V input	1.7V~1.9V

Version 1.2 6 / 41 20 June 2014



22	VDDI	Р	1.8V input	1.7V~1.9V
23	ID		Ground	
24	GND	Р	Ground	
25	LEDPWM	0	PWM control signal for LED driver (CABC)	I/O
26	GND	Р	Ground	
27	LED	Р	Cathode for light bar	
28	LED	Р	Cathode for light bar	
29	NC(MTP)	Р	No connection, please keep it floating	
30	VLED	Р	Anode for light bar	9V~10V
31	VLED	Р	Anode for light bar	9V~10V



Version 1.2 7 / 41 20 June 2014




4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELECTRICAL SPECIFICATION

Item		Symbol		Values		Unit	Remark
		Syllibol	Min.	Тур.	Max.	Oill	Remark
Power Supply Voltage	10	VCI	3.0	3.3	3.6	V	
rower Supply voltag	E	VDDI	1.7	1.8	1.9	V	
Input Logic High Volt	age	$V_{\rm IH2}$	0.7 VDDI	-	VDDI	V	
Input Logic Low Volta	age	V_{IL2}	0	•	0.3 VDDI	V	
Output Logic High Vo	oltage	V _{OH2}	0.8VDDI	-	VDDI	V	Office
Output Logic Low Vo	ltage	V_{OL2}	0		0.2VDDI	Na	•
Power Supply	White	I _{VCI}		65	90	mA	Note (2)
Current	vviille	I _{VDDI}		35	55	mA	Note (2)

Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.

Note (2) The specified power supply current is under the conditions at VCI = 3.3 V, VDDI = 1.8 V, Ta = 25 \pm 2 °C, DC Current and f_v = 60 Hz, whereas a power-dissipation check pattern is displayed below.



Version 1.2 20 June 2014 **8 / 41**




4.3.2 LED CONVERTER SPECIFICATION

N/A


4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Bananatan	0		Value	11	Nede	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
LED Light Bar Power Supply Voltage	VL	8.7	9	9.9	V	(1)(2)(Duty100%)
LED Light Bar Power Supply Current	IL	-	108	-	mA	(1)(2)(Duty100%)
Power Consumption	PL	-	0.98	1.07	W	(3)
LED Life Time	L _{BL}	15000	-	-	Hrs	(4)



Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light bar.


Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)

Version 1.2 20 June 2014 9 / 41



Note (4) The life time of LED is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 °C and I_L = 18 mA(Per EA) until the brightness becomes $\leq 50\%$ of its original value.

4.4 MIPI DSI INPUT SIGNAL TIMING SPECIFICATIONS



MIPI DC Diagram

4.4.1 DC Electrical Characteristic


4.4.1.1 DC Characteristics for DSI LP Mode

Parameter	Symbol	Conditions	Spe	ecificati	on	UNIT
Farameter	Symbol Conditions		MIN	TYP	MAX	ONII
Logic high level input voltage	VIHLPCD	LP-CD	450	-	1350	mV
Logic low level input voltage	VILLPCD	LP-CD	0	-	200	mV
Logic high level input voltage	VIHLPRX	LP-RX (CLK, D0, D1)	880	-	1350	mV
Logic low level input voltage	VILLPRX	LP-RX (CLK, D0, D1)	0	-	550	mV
Logic low level input voltage	VILLPRXULP	LP-RX (CLK ULP mode)	0	-	300	mV
Logic high level output voltage	VOHLPTX	LP-TX (D0)	1.1	-	1.3	V
Logic low level output voltage	VOLLPTX	LP-TX (D0)	-50	-	50	mV
Logic high level input current	ÌІН	LP-CD, LP-RX	-	-	10	μΑ
Logic low level input current	/IIL	LP-CD, LP-RX	-10	-	-	μΑ
Input pulse rejection	SGD	DSI-CLK+/-, DSI-Dn+/- (Note 3)	-	-	300	Vps

Note 1) VDDI=1.7~1.9V, VCI=3.0 to 3.6V, GND=0V, Ta=-30 to 70 °C (to +85 °C no damage)

Note 2) DSI high speed is off.

Note 3) Peak interference amplitude max. 200mV and interference frequency min. 450MHz.



Version 1.2 20 June 2014 10 / 41



4.4.1.2 DC Characteristics for DSI HS Mode

Parameter	Symbol	Conditions	Sp	ecificat	ion	UNIT
Parameter	Symbol	Conditions	MIN	TYP	MAX	UNIT
Input voltage common mode range	VCMCLK VCMDATA	DSI-CLK+/-, DSI-Dn+/- (Note2, 3)	70	-	330	mV
Input voltage common mode variation (≤ 450MHz)	VCMRCLKL VCMRDATAL	DSI-CLK+/-, DSI-Dn+/- (Note 4)	-50	-	50	mV
Input voltage common mode variation (≥ 450MHz)	VCMRCLKM VCMRDATAM	DSI-CLK+/-, DSI-Dn+/-	1		100	mV
Low-level differential input voltage threshold	VTHLCLK VTHLDATA	DSI-CLK+/-, DSI-Dn+/-	-70		_	mV
High-level differential input voltage threshold	VTHHCLK VTHHDATA	DSI-CLK+/-, DSI-Dn+/-		-	70	mV
Single-ended input low voltage	VILHS	DSI-CLK+/-, DSI-Dn+/- (Note 3)	-40	0/3	-	mV
Single-ended input high voltage	VIHHS	DSI-CLK+/-, DSI-Dn+/- (Note 3)	-	-	460	mV
Differential input termination resistor	RTERM	DSI-CLK+/-, DSI-Dn+/-	80	100	125	Ω
Single-ended threshold voltage for termination enable	VTERM-EN	DSI-CLK+/-, DSI-Dn+/-	-	-	450	mV
Termination capacitor	CTERM	DSI-CLK+/-, DSI-Dn+/-	-	-	14	pF


Note 1) VDDI=1.7~1.9V, VCI=3.0 to 3.6V, GND=0V, Ta=-30 to 70 °C (to +85 °C no damage).

Note 2) Includes 50mV (-50mV to 50mV) ground difference.

Note 3) Without VCMRCLKM / VCMRDATAM.

Note 4) Without 50mV (-50mV to 50mV) ground difference.

Note 5) Dn=D0, D1, D2 and D3.



Differential voltage range, termination resistor and Common mode voltage

Version 1.2 20 June 2014 11 / 41



4.4.2 AC Electrical Characteristics


4.4.2.1 MIPI DSI Timing Characteristics

4.4.2.1.1 High Speed Mode

(*VDDI=1.7~1.9V, VCI=3.0* to 3.6*V, GND=0V* ,Ta = -30 to 70℃)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
		4	-	8	ns		
DSI-CLK+/-	2xUIINST	Double UI instantaneous	3	-	8	ns	
			2.352	-	8	ns	
	UIINSTA	UI instantaneous halfs	2	-	4	ns	
DSI-CLK+/-	UIINSTA	(UI = UIINSTA = UIINSTB)	1.5	-	4	ns	
	Ollivoid	(81 - 81118174 - 8111818)	1.176	-	4	ns	
DSI-Dn+/-	tDS	Data to clock setup time	0.15xUI	-	- <	ps	
DSI-Dn+/-	tDH	Data to clock hold time	0.15xUI	-		ps	.&O,
DSI-CLK+/-	tDRTCLK	Differential rise time for clock	150		0.3xUI	ps	at
DSI-Dn+/-	tDRTDATA	Differential rise time for data	150	-	0.3xUI	ps	₩
DSI-CLK+/-	tDFTCLK	Differential fall time for clock	150	-	0.3xUI	ps	
DSI-Dn+/-	tDFTDATA	Differential fall time for data	150	-	0.3xUI	ps	

Note 1) Dn = D0, D1, D2 and D3.



Rising and fall time on clock and data channel


Version 1.2 20 June 2014 12 / 41




4.4.2.1.2 Low Power Mode

(*VDDI=1.7~1.9V*, *VCI=3.0* to 3.6*V*, *GND=0V*,Ta = -30 to 70℃)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
DSI-D0+/-	TLPXM	Length of LP-00, LP-01, LP-10 or LP-11 periods MPU → Display Module	50	ı	75	ns	Input
DSI-D0+/-	TLPXD	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module → MPU	50	ı	75	ns	Output
DSI-D0+/-	TTA-SURED	Time-out before the MPU start driving	TLPXD	1	2xTLPXD	ns	Output
DSI-D0+/-	TTA-GETD	Time to drive LP-00 by display module	5xTLPXD	ı	-	ns	Input
DSI-D0+/-	TTA-GOD	Time to drive LP-00 after turnaround request - MPU	4xTLPXD	1	(-)	ns	Output



Bus Turnaround (BTA) from MPU to display module Timing



Bus Turnaround (BTA) from display module to MPU Timing

Version 1.2 20 June 2014 13 / 41



4.4.2.1.3 DSI Bursts

(*VDDI=1.7~1.9V*, *VCI=3.0* to 3.6*V*, *GND=0V*,Ta = -30 to 70℃)


Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
		Low Power Mode to High Spe	eed Mode	e Timin	g		
DSI-Dn+/-	TLPX	Length of any low power state period	50	-	-	ns	Input
DSI-Dn+/-	THS-PREP ARE	Time to drive LP-00 to prepare for HS transmission	40+4x UI	-	85+6xUI	ns	Input
DSI-Dn+/-	THS-TERM -EN	Time to enable data receiver line termination measured from when Dn crosses VILMAX	-	-	35+4xUI	ns	Input
		High Speed Mode to Low Por	wer Mode	e Timin			
DSI-Dn+/-	THS-SKIP	Time-out at display module to ignore transition period of EoT	40	-	55+4xUI	ns	Input
DSI-Dn+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-		ns	Input
DSI-Dn+/-	THS-TRAIL	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4x UI	-	- 1	ns	Input
		High Speed Mode to/from Low I	Power Mo	ode Tim	ing		
DSI-CLK+/	TCLK-POS	Time that the MPU shall continue sending HS clock after the last associated data lane has transition to LP mode	60+52 xUI	1 2 5	5 -	ns	Input
DSI-CLK+/	TCLK-TRAI L	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	ı	ns	Input
DSI-CLK+/	THS-EXIT	Time to drive LP-11 after HS burst	100	-	-	ns	Input
DSI-CLK+/	TCLK-PRE PARE	Time to drive LP-00 to prepare for HS transmission	38		95	ns	Input
DSI-CLK+/	TCLK-TER M-EN	Time-out at clock lane display module to enable HS transmission	-	-	38	ns	Input
DSI-CLK+/	TCLK-PRE PARE+ TCLK-ZER O	Minimum lead HS-0 drive period before starting clock	300	-	-	ns	Input
DSI-CLK+/	TCLK-PRE	Time that the HS clock shall be driven prior to any associated data lane beginning the transition from LP to HS mode	8xUI	-	-	ns	Input

Note 1) Dn = D0, D1, D2 and D3.


Version 1.2 20 June 2014 14 / 41

Note 2) Two HS transmission can be sent with a break as short as THS-EXIT from each other in continuous clock mode. In discontinuous mode, the break is longer which account TCLK-POS, TCLK-TRAIL and THS-EXIT, before activity in clock and data lanes again.






Data lanes-Low Power Mode to/from High Speed Mode Timing (Continuous Mode)



Clock lanes- High Speed Mode to/from Low Power Mode Timing (Non-continuous Mode)

Note: Adopting non-continuous clock behavior under HS-transmission of MIPI DSI is strongly recommended for better ESD performance

4.4.2.2 Reset Input Timing



Reset input timing

Version 1.2 20 June 2014 15 / 41



(VDDI=1.7~1.9V, VCI=3.0 to 3.6V, GND=0V, $Ta = -30 \text{ to } 70^{\circ}\text{C}$)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
	tRESW	Reset "L" pulse width (Note 1)	10	-	-	μs	
RESX			-	-	5	ms	When reset applied during Sleep In Mode
	tREST	Reset complete time (Note 2)	-	-	120	ms	When reset applied during Sleep Out Mode and Note 5

Note 1) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according ud Platform to the table below.


RESX Pulse	Action
Shorter than 5µs	Reset Rejected
Longer than 10µs	Reset
Between 5µs and 10µs	Reset Start

- Note 2) During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out -mode. The display remains the blank state in Sleep In-mode) and then return to Default condition for H/W reset.
- Note 3) During Reset Complete Time, values in OTP memory will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (t_{REST}) within 5ms after a rising edge of RESX.
- Note 4) Spike Rejection also applies during a valid reset pulse as shown below:



Note 5) It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec

4.4.2.3 Deep Standby Mode Timing



Version 1.2 20 June 2014 16 / 41



(VDDI=1.7~1.9V, VCI=3.0 to 3.6V, GND=0V, Ta = -30 to 70℃)

Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Description
	tdischarge	Sleep in into DSTB delay time	ı	ı	100	ms	
RESX	trstlow	Reset low pulse	3	-	-	ms	
	tinitial	Reset high to initial setting delay time	-	-	120	ms	

Note 1) t_discharge suggested delay time over 100ms.

Note 2) t_initial suggested delay time over 120ms..

4.5 MIPI interface (Mobile Industry Processing Interface)

The Display Serial Interface standard defines protocols between a host processor and peripheral devices that adhere to MIPI Alliance standards for mobile device interfaces. The DSI standard builds on existing standards by adopting pixel formats and command set defined in MIPI Alliance standards.

DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video Mode.

Video Mode refers to operation in which transfers from the host processor to the peripheral take the form of a real-time pixel stream. In normal operation, the display module relies on the host processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode. To reduce complexity and cost, systems that only operate in Video Mode may use a unidirectional data path.

Note 1: The product only supports Video Mode operation.

Note 2: Adopting non-continuous clock behavior under HS-transmission of MIPI DSI is strongly recommended for better ESD performance

4.5.1 MIPI Lane Configuration

	MCU (Master) Display Module (Slave)					
	Unidirectional Lane					
Clock Lane+/- ■ Clock Only						
	■ Escape Mode(ULPS Only)					
	Bi-directional Lane					
Data Lane0+/-	■ Forward High-Speed					
Data Laneu+/-	■ Bi-directional Escape Mode					
	■ Bi-directional LPDT					
Data Lane1+/-	Unidirectional					
Data Lane 1+/-	■ Forward High speed					
Data Lane2+/-	Unidirectional					
■ Forward High speed						
Data Lane3+/-	Unidirectional					
Data Lanes+/-	■ Forward High speed					

The connection between host device and display module is as reference.

Version 1.2 20 June 2014 17 / 41




4.6 POWER ON/OFF SEQUENCE

The power sequence specifications are shown as the following table and diagram.

a. Power on:

 $VDDI(V18)=1.7\sim1.9V$, $VDDA(V33)=3.0\sim3.6V$;

The sequences of AVDD=4.5~6.0V and AVEE=-4.5~-6.0V are only for reference



Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

Note 2: This power-on sequence is based on adding schottky diode on VGLX pin to ground. (use NT50198)

Note 3: Reset signal H to L to H (#1) is better than only L to H (#2).

Version 1.2 20 June 2014 18 / 41




		Value			
Symbol	Min.	Тур.	Max.	Unit	Remark
ton1	0	-	-	ms	
ton2	0	-	-	ms	
ton3	0	-	-	ms	
ton4	0	-	-	ms	
t2	-	No limit	-	μs	
t4	40	-	-	ms	
t5	20	-	-	ms	
t6	0	-	t4	ms	
t7	10	-	-	μs	
t8	8	-	-	VS	Keep data more than 8 frames (VS)

Note: 1 frame=16.67ms

b. Power off:


VDDI (V18)=1.7~1.9V, VDDA (V33)= 3.0~3.6V;



Version 1.2 19 / 41 20 June 2014



		Value			
Symbol	Min.	Тур.	Max.	Unit	Remark
t9	150	-	-	μs	
tof1	0	-	-	ms	
tof2	0	-	-	ms	
tof3	0	-	-	ms	
tof4	0	-	-	ms	
t12	0	-	-	ms	
t13	0	-	-	ms	
t14	0	-	-	ms	
t15	100	-	-	ms	



Version 1.2 20 June 2014 20 / 41



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Та	25±2	°C		
Ambient Humidity	Ha	50±10	%RH		
Supply Voltage	V_{CC}	3.3	V		
Input Signal	According to typical value in "4.3. ELECTRICAL CHARACTERISTI				
LED Light Bar Input Current	Ι _L	108	mA		

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).


5.2 OPTICAL SPECIFICATIONS

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		600	800	_0	-	(2), (5) ,(7)
Response Time		TR		-	11	14	ms	(3),(7)
		TF		-	9	11	ms	
CP Luminance of White		LCP		255	300	-	Cd/m2	(4), (6) ,(7)
Color Coordinate	White	Wx	θx=0°, θY =0° Viewing Normal Angle	-66	0.313		-	
		Wy		1233	0.329		-	
	R	Rx			0.591			
		Ry		Тур.	0.340	Тур.		
	G	Gx	aly & Pur	-0.03	0.310	+0.03		
		Gy			0.594			
	В	Bx			0.150			
		Ву			0.058			
NTSC		%	0,,	55	60			
Viewing Angle	Horizontal	θ_{X+}	Sul,	85	89		Deg.	
		θ_{X} -		85	89	-		(1),(5),
	Vertical	θ_{Y} +		85	89	-		(7)
		θ _Y -		85	89	-		
Flicker d		dB				-28		(8)
Crosstalk		%				2		(9)
Gamma			θx=0°, θY =0°	2.0	2.2	2.4		
White Variation of 9 Points		δW _{9p}	Viewing Normal Angle	70	-	-	%	(5),(6) , (7)

Version 1.2 20 June 2014 21 / 41



Note (1) Definition of Viewing Angle (θx , θy):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression: 182 Pur

Contrast Ratio (CR) = L255 / L0


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



Version 1.2 22 / 41 20 June 2014



Note (4) Definition of Center Point Luminance of White (L_{CP}):


Measure the luminance of gray level 255 at center point

$$L_{CP} = L(5)$$

L(x) is corresponding to the luminance of the point X at Figure in Note (6)

Note (5) Measurement Setup:


The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 9 points

$$\delta W_{9p} = \{Minimum [L (1) \sim L (9)] \} Maximum [L (1) \sim L (9)] *100\%$$



Version 1.2 20 June 2014 23 / 41



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Note(8) Flicker

No visual flicker will be allowed. The flicker level should be measured on GS127, The output signal is measured by Minolta CA210 immediately while Vcom is optimized. The flicker is essentially a ratio of the Amplitude in the frequency spectrum at 30 Hz (A30) and 0 Hz (A0), i.e.,

F = 20 Log (A30 / A0).

Note(9) Crosstalk


No visual cross-talk will be allowed. Two luminance values are measured at the same position (i.e. A and A'). The cross-talk, is defined as,

 $C(A, B, C, D)=|(L(A', B', C', D') - L(A, B, C, D))/L(A, B, C, D)| \cdot 100\%,$

Where, L(A, B, C, D) = Luminance in Position A, B, C, D

L(A', B', C', D') = Luminance in Position A', B', C', D'

Crosstalk=max (C(A), C(B), C(C), C(D))









6. RELIABILITY TEST ITEM

Test Item	Test Condition				
High Temperature Storage Test	70°C, 240 hours				
Low Temperature Storage Test	-20°C, 240 hours				
Thermal Shock Storage Test	-20°C, 0.5hour←→70°C, 0.5hour; 100cycles, 1hour/cycle				
High Temperature Operation Test	60°C, 240 hours				
Low Temperature Operation Test	-10°C, 240 hours	(1) (2)			
High Temperature & High Humidity Operation Test	60°C, RH 90%, 240hours	M			
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±12KV	(1)			
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)			
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)			

Note (1) Criteria: Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hours.

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.




Version 1.2 20 June 2014 25 / 41



7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Model Name: N070ICE - G02

(b) Revision: Rev. XX, for example: C1, C2 ...etc.

(c) Serial ID: XXXXXXXXYMDLNNNN Serial No. **Product Line** Year, Month, Date A L A **INX Internal Use** Revision **INX Internal Use**

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

(b) Revision Code: cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

2D Code Rule: 18010-07030700XXYMDNNNNN

(a) 01-14: Customer Code

(b) 15-16: INX Code

(c) 17-19: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

(d) 20-24: INX Serial No (Manufacturing sequence of product)

Version 1.2 20 June 2014 26 / 41



7.2 CARTON

(1)Box Dimensions: 435(L)*350(W)*275(H)

(2)60 Modules/Carton




Figure. 7-1 Packing method




Version 1.2 20 June 2014 27 / 41



7.3 PALLET


Sea & Land Transportation

Air Transportation





7.4 UN-PACKAGING METHOD






Figure. 7-3 Un-Packing method



Version 1.2 20 June 2014 29 / 41



8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly.


8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) Do not disassemble the module or insert anything into the Backlight unit.

Version 1.2 20 June 2014 30 / 41



Appendix 1: OUTLINE DRAWING



Version 1.2 20 June 2014 31 / 41



Appendix 2: NT35521 REGISTER SETTING (Used by MIPI LP-command)

regw 0xFF,0xAA,0x55,0xA5,0x80 regw 0x6F,0x11,0x00 regw 0xF7,0x20,0x00 Supply & Purchase regw 0x6F,0x06 regw 0xF7,0xA0 regw 0x6F,0x19 regw 0xF7,0x12 regw 0xF0,0x55,0xAA,0x52,0x08,0x00 regw 0xC8, 0x80 regw 0xB1,0x6C,0x01 regw 0xB6,0x08 regw 0x6F,0x02 regw 0xB8,0x08 regw 0xBB,0x54,0x54 regw 0xBC,0x05,0x05 regw 0xC7,0x01 regw 0xBD, 0x02,0xB0,0x0C,0x0A,0x00 regw 0xF0,0x55,0xAA,0x52,0x08,0x01 regw 0xB0,0x05,0x05 regw 0xB1,0x05,0x05 regw 0xBC,0x8E,0x00 regw 0xBD,0x92,0x00 regw 0xCA,0x00 regw 0xC0,0x04 regw 0xB3,0x19,0x19 regw 0xB4,0x12,0x12 regw 0xB9,0x24,0x24 regw 0xBA,0x14,0x14 regw 0xF0,0x55,0xAA,0x52,0x08,0x02 regw 0xEE,0x02 regw 0xEF,0x09,0x06,0x15,0x18 regw 0xB0,0x00,0x00,0x00,0x11,0x00,0x27 regw 0x6F,0x06 regw 0xB0,0x00,0x36,0x00,0x45,0x00,0x5F regw 0x6F,0x0C regw 0xB0,0x00,0x74,0x00,0xA5 regw 0xB1,0x00,0xCF,0x01,0x13,0x01,0x47 regw 0x6F,0x06

Version 1.2 20 June 2014 32 / 41

regw 0xB1,0x01,0x9B,0x01,0xDF,0x01,0xE1



regw 0x6F,0x0C

regw 0xB1,0x02,0x23,0x02,0x6C

regw 0xB2,0x02,0x9A,0x02,0xD7,0x03,0x05

regw 0x6F,0x06

regw 0xB2,0x03,0x42,0x03,0x68,0x03,0x91

regw 0x6F,0x0C

regw 0xB2,0x03,0xA5,0x03,0xBD

regw 0xB3,0x03,0xD7,0x03,0xFF

regw 0xB6, 0x09,0x31

regw 0xB7, 0x31,0x31

regw 0xB8, 0x31,0x31

regw 0xB9, 0x31,0x31

regw 0xBA, 0x31,0x31 regw 0xBB, 0x31,0x31

regw 0xBC, 0x31,0x31

0xBD, 0x31,0x09 regw

regw 0xBE, 0x08,0x01

regw 0xBF, 0x2D,0x10

Version 1.2 20 June 2014 33 / 41



regw

0xBD, 0x03,0x01,0x01,0x00,0x01

PRODUCT SPECIFICATION

```
regw 0xC0, 0x11,0x12
regw 0xC1, 0x13,0x14
    0xC2, 0x15,0x16
regw
regw
    0xC3, 0x17,0x00
     0xE5, 0x31,0x31
regw
                              Supply & Purchase
    0xC4, 0x00,0x17
    0xC5, 0x16,0x15
regw
    0xC6, 0x14,0x13
regw
    0xC7, 0x12,0x11
regw
regw 0xC8, 0x10,0x2D
regw 0xC9, 0x01,0x08
regw 0xCA, 0x09,0x31
regw 0xCB, 0x31,0x31
regw 0xCC, 0x31,0x31
regw 0xCD, 0x31,0x31
regw 0xCE, 0x31,0x31
regw 0xCF, 0x31,0x31
regw 0xD0, 0x31,0x31
    0xD1, 0x31,0x09
regw
regw
    0xD2, 0x08,0x01
regw
    0xD3, 0x2D,0x10
    0xD4, 0x11,0x12
    0xD5, 0x13,0x14
regw
     0xD6, 0x15,0x16
regw
    0xD7, 0x17,0x00
regw
regw
    0xE6, 0x31,0x31
    0xD8, 0x00,0x00,0x00,0x00,0x00
regw
    0xD9, 0x00,0x00,0x00,0x00,0x00
regw
regw 0xE7, 0x00
     0xF0, 0x55,0xAA,0x52,0x08,0x03
regw 0xB0, 0x20,0x00
    0xB1, 0x20,0x00
regw
    0xB2, 0x05,0x00,0x42,0x00,0x00
regw
     0xB6, 0x05,0x00,0x42,0x00,0x00
regw
     0xBA, 0x53,0x00,0x42,0x00,0x00
regw
regw
     0xBB, 0x53,0x00,0x42,0x00,0x00
     0xC4, 0x40
regw
     0xF0, 0x55,0xAA,0x52,0x08,0x05
     0xB0, 0x17,0x06
regw
     0xB8, 0x00
regw
```

Version 1.2 20 June 2014 34 / 41






Version 1.2 20 June 2014 35 / 41




Appendix 3: SYSTEM COVER DESIGN GUIDANCE




Version 1.2 20 June 2014 36 / 41






Version 1.2 20 June 2014 37 / 41





Version 1.2 20 June 2014 38 / 41









Version 1.2 20 June 2014 39 / 41





Version 1.2 20 June 2014 40 / 41







Version 1.2 20 June 2014 41 / 41