

Doc. Number:

Tentative Specification

Preliminary Specification

Approval Specification

MODEL NO.: N133HSE SUFFIX: DA1

Customer:	
APPROVED BY	SIGNATURE
<u>Name / Title</u> Note	
Please return 1 copy for your cor signature and comments.	nfirmation with your

Approved By	Checked By	Prepared By



CONTENTS

1. GENERAL DESCRIPTION	
1.1 OVERVIEW	4
1.2 GENERAL SPECIFICATIONS	4
2. MECHANICAL SPECIFICATIONS	4
2.1 CONNECTOR TYPE	4
3. ABSOLUTE MAXIMUM RATINGS	5
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	5
3.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)	5
3.3 ELECTRICAL ABSOLUTE RATINGS(OPEN CELL)	6
3.3.1 TFT LCD MODULE	6
4. ELECTRICAL SPECIFICATIONS	7
4.1 FUNCTION BLOCK DIAGRAM	7
4.2. INTERFACE CONNECTIONS	7
4.3 ELECTRICAL CHARACTERISTICS	10
4.3.1 LCD ELETRONICS SPECIFICATION	10
4.3.2 LED CONVERTER SPECIFICATION	12
4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION	14
4.4.1 DISPLAY PORT INTERFACE	
4.5 DISPLAY TIMING SPECIFICATIONS	
4.6 POWER ON/OFF SEQUENCE	
5. OPTICAL CHARACTERISTICS	18
5.1 TEST CONDITIONS	
5.2 OPTICAL SPECIFICATIONS	
6. PACKING	
6.1 CMI OPEN CELL LABEL	21
6.2 PACKAGE RELIABILITY	22
6.3 CARTON	22
7. PRECAUTIONS	
7.1 HANDLING PRECAUTIONS	
7.2 STORAGE PRECAUTIONS	
7.3 OPERATION PRECAUTIONS	
Appendix. OUTLINE DRAWING	25



REVISION HISTORY

Version	Date	Page	Description
1.0	6.Dec, 2012	All	Tentative spec. Ver.1.0 was first issued.





1. GENERAL DESCRIPTION

1.1 OVERVIEW

N133HSE – DA1 is a 13.3" TFT Liquid Crystal Display module with 30 pins eDP interface. This product supports 1920 x 1080 FHD model and can display 16,777,216 colors. The Backlight unit is not built in.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	13.3 diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.1529 (H) x 0.1529 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16,777,216 (8 bit)	color	-
Transmissive Mode	Normally Black	-	-
Surface Treatment	Hard coating (3H), Anti-Glare	-	-
Power Consumption	cell 1.24W(Max.)	(1)	

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = $25 \pm 2 \text{ °C}$, whereas mosaic pattern is displayed.


2. MECHANICAL SPECIFICATIONS

	item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H) with PCB	301.82	301.97	302.12	mm	
	Vertical (V) with PCB	185.66	186.16	186.66	mm	
Size	Vertical (V) w/o PCB	175.04	175.19	175.34	mm	
	Thickness (T) with PCB	-	1.9	-	mm	(1) (2)
	Thickness (T) w/o PCB	-	1.07	-	mm	
(wit	Weight h polarizer release paper)	-	126	140	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

(2) Connector mounting position

2.1 CONNECTOR TYPE



Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-030E-12

28 February 2013



User's connector Part No: IPEX-20453-030T-01

2.1.2 LED Light-Bar Connector

Connector Part No.: STM MSK24022P10A

3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT

ltom	Sumbol	Va	lue	Unit	Note	
Item	Symbol	Min.	Max.	Unit		
Storage Temperature	T _{ST}	-20	+60	٥C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	


Note (1) (a) 90 %RH Max. (Ta <= 40 °C).

(b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).

(c) No condensation.

Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.

Relative Humidity (%RH)



3.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)

High temperature or humidity may reduce the performance of panel. Please store LCD panel within the specified storage conditions.

Storage Condition: With packing.

Storage temperature range: 25±5 °C.

Storage humidity range: 50±10%RH.

Shelf life: 30days

28 February 2013



3.3 ELECTRICAL ABSOLUTE RATINGS(OPEN CELL)

3.3.1 TFT LCD MODULE


ltem	Symbol	Value		Unit	Note	
nem	Gymbol	Min. Max.		Onit		
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V _{IN}	-0.3	VCCS+0.3	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	25	V		
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V		
Converter Control Signal Voltage	LED_EN	-0.3	5	V		

Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".



4. ELECTRICAL SPECIFICATIONS





4.2. INTERFACE CONNECTIONS

4.2.1 PIN ASSIGNMENT


Symbol	Description	Remark
NC	No Connection (Reserved for CMI test)	
H_GND	High Speed Ground	
ML1-	Complement Signal-Lane 1	
ML1+	True Signal-Main Lane 1	
H_GND	High Speed Ground	
ML0-	Complement Signal-Lane 0	
ML0+	True Signal-Main Lane 0	
H_GND	High Speed Ground	
AUX+	True Signal-Auxiliary Channel	
AUX-	Complement Signal-Auxiliary Channel	
H_GND	High Speed Ground	
VCCS	Power Supply +3.3 V (typical)	
VCCS	Power Supply +3.3 V (typical)	
NC	No Connection (Reserved for CMI test)	
GND	Ground	
GND	Ground	
HPD	Hot Plug Detect	
BL_GND	BL Ground	
BL_GND	BL Ground	
BL_GND	BL Ground	
	NC H_GND ML1- ML1+ H_GND ML0- ML0- ML0+ H_GND AUX+ AUX- H_GND VCCS VCCS VCCS NC GND GND HPD BL_GND BL_GND	NCNo Connection (Reserved for CMI test)H_GNDHigh Speed GroundML1-Complement Signal-Lane 1ML1+True Signal-Main Lane 1H_GNDHigh Speed GroundML0-Complement Signal-Lane 0ML0+True Signal-Main Lane 0H_GNDHigh Speed GroundAUX+True Signal-Auxiliary ChannelAUX+Complement Signal-Auxiliary ChannelH_GNDHigh Speed GroundVCCSPower Supply +3.3 V (typical)VCCSPower Supply +3.3 V (typical)NCNo Connection (Reserved for CMI test)GNDGroundHPDHot Plug DetectBL_GNDBL GroundBL_GNDBL Ground

28 February 2013



21	BL_GND	BL Ground
22	LED_EN	BL_Enable Signal of LED Converter
23	LED_PWM	PWM Dimming Control Signal of LED Converter
24	NC	No Connection (Reserved for CMI test)
25	NC	No Connection (Reserved for CMI test)
26	LED_VCCS	BL Power
27	LED_VCCS	BL Power
28	LED_VCCS	BL Power
29	LED_VCCS	BL Power
30	NC	No Connection (Reserved for CMI test)

Note (1) The first pixel is odd as shown in the following figure.





4.2.3 LED CONVERTER OUTPUT PIN ASSIGNMENT

Pin	Symbol	Description	Remark
1	VLED Output	LED driver output	
2	VLED Output	LED driver output	
3	NC	No Connection (Reserve)	
4	LED_CA1	LED Cathode 1	
5	LED_CA2	LED Cathode 2	
6	LED_CA3	LED Cathode 3	
7	LED_CA4	LED Cathode 4	
8	LED_CA5	LED Cathode 5	
9	LED_CA6	LED Cathode 6	
10	NC	No Connection (Reserve)	



4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol	Value			Unit	Note
		Symbol	Min.	Тур.	Max.	Onit	NOLE
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)-
High Level			3.0	-	3.6	V	
HPD	Low Level		0	-	0.4	V	
Ripple Voltage		V _{RP}	-	50	-	mV	(1)-
Inrush Current		I _{RUSH}	-	-	1.5	A	(1),(2)
Power Supply Current Mosa		- lcc		315	375	mA	(3)a
	White			352	412	mA	(3)b

Note (1) The ambient temperature is $Ta = 25 \pm 2 \ ^{\circ}C$.


Note (2) I_{RUSH} : the maximum current when VCCS is rising

 I_{IS} : the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.



VCCS rising time is 0.5ms








Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 °C, DC Current and $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



Active Area

b. White Pattern



Active Area

Version 2.0

28 February 2013




4.3.2 LED CONVERTER SPECIFICATION

Parameter		Symbol		Value	Linit	Noto	
Pala	neter	Symbol	Min.	Тур.	Max.	Unit	Note
Converter Input power supply voltage		LED_Vccs	7.0	12.0	21.0	V	
Converter Inrush Cu	irrent	ILED _{RUSH}	-	-	1.5	А	(1)
EN Control Level	Backlight On		2.3	-	5.0	V	
EN CONTOLEVE	Backlight Off		0	-	0.5	V	
	PWM High Level		2.3	-	5.0	V	
PWM Control Level	PWM Low Level		0	-	0.5	V	
PWM Control Duty F	Ratio		5	-	100	%	(2)
PWM Control Permissive Ripple Voltage		VPWM_pp	-	-	100	mV	
PWM Control Frequency		f _{PWM}	190	-	2K	Hz	(3)
LED Power Current LED_VCCS =Typ.		ILED	293	329	429	mA	(4)

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,


ILED_{IS}: the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.



VLED rising time is 0.5ms





- Note (2) If the PWM control duty ratio is less than 10%, there is some possibility that acoustic noise or backlight flash can be found. And it is also difficult to control the brightness linearity.
- Note (3) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f_{PWM} should be in the range $(N + 0.33) * f \le f_{PWM} \le (N + 0.66) * f$ $N : \text{Integer} \quad (N \ge 3)$ f : Frame rate

Note (4) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.




4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION 4.4.1 DISPLAY PORT INTERFACE

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(3)
AUX AC Coupling Capacitor	C _{AUX}	75		200	nF	(2)

Note (1) Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version 1. Revision 1a and VESA Embedded DisplayPort[™] Standard Version 1.1.

(2) The AUX AC Coupling Capacitor should be placed on Source Devices.

(3)The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1








4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	116.17	138.78	142.77	MHz	-
	Vertical Total Time	ΤV	1103	1112	1462	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	ΤН	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	32	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2058	2080	2910	Тс	-
	Horizontal Active Display Period	THD	1920	1920	1920	Тс	-
	Horizontal Active Blanking Period	THB	TH-THD	160	TH-THD	Тс	-

INPUT SIGNAL TIMING DIAGRAM





4.6 POWER ON/OFF SEQUENCE



28 February 2013



Parameter	Description	Reqd.	Va	Value		Notes	
Falametei	Description	Ву	Min	Max	Unit	NOLES	
t1	Power rail rise time, 10% to 90%	Source	0.5	10	ms	-	
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	-	
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	-	
t4	Delay from HPD high to link training initialization	Source	-	-	ms	-	
t5	Link training duration	Source	-	-	ms	-	
t6	Link idle	Source	-	-	ms	-	
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	-	
t8	Delay from valid video data from Source to backlight on	Source	-	-	ms	-	
t9	Delay from backlight off to end of valid video data	Source	-	-	ms	-	
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	-	
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-	
t12	VCCS Power off time	Source	500	-	ms	-	
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-	
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-	
t _C	Delay from LED power rising to LED dimming signal	Source	10	-	ms	-	
t _D	Delay from LED dimming signal to LED power falling	Source	10	-	ms	-	
t _E	Delay from LED dimming signal to LED enable signal	Source	10	-	ms	-	
t _F	Delay from LED enable signal to LED dimming signal	Source	10	-	ms	-	

Timing Specifications: Follow VESA Embedded Display Port Standard Version 1

Note (1) Please don't plug or unplug the interface cable when system is turned on.

Note (2) Please avoid floating state of the interface signal during signal invalid period.

Note (3) It is recommended that the backlight power must be turned on after the power supply for LCD and the interface signal is valid.



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Та	25±2	°C		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	V _{cc}	3.3	V		
Input Signal According to typical value in "3. ELECTRICAL CHARACTERIS					
LED Light Bar Input Current	ΙL		mA		

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown as below. The following items should be measured under the test conditions described in 5.1 and stable environment shown in Note (6).

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
	Red	Rcx			0.664		-	
	Reu	Rcy			0.327		-	
	Green	Gcx			0.303		-	
Color	Gleen	Gcy		Тур -	0.592	Тур +	-	(0),(2),
Chromaticity	Blue	Bcx Standard light source "C"	0.03	0.142	0.03	-	(5),(8)	
	Dide	Всу			0.087	-	-	
	White	Wcx			0.332		-	
	vvinte	Wcy			0.363		-	
Center Transmit	Center Transmittance		$\theta_x = 0^\circ, \theta_Y = 0^\circ$	4.0	4.5			(1),(2), (5),(7),(8)
Contrast Ratio		CR	CS-2000T, CMO BLU	500	700		-	(2),(3),(8)
Response Time		T _R	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		14	19	ms	(4),(8)
Response nine		T _F	0 _x =0,0 _Y =0		11	16	ms	(4),(0)
Transmittance u	Transmittance uniformity		θ _x =0°, θ _Y =0° BM-5A		1.25	1.43	-	(2),(6),(8)
Viewing Angle	$\theta_x +$	θ_x +		80	89			
	Horizontal	θ _x -	CR≥10	80	89			(2) (5) (9)
Viewing Angle	Ng Angle Vertical	θ _Y +	BM-5A	80	89			(2),(5),(8)
		θ _Y -		80	89			


Note (0) Light source is the standard light source "C" which is defined by CIE and driving voltages are based on suitable gamma voltages. The calculating method is as following :

- 1. Measure Module's and BLU's spectrums. White is without signal input and R, G, B are with signal input. BLU is supplied by CMI.
- 2. Calculate cell's spectrum.
- 3. Calculate cell's chromaticity by using the spectrum of standard light source "C"
- Note (1) Light source is the BLU which is supplied by CMI and driving voltages are based on suitable gamma voltages. White is without signal input and R, G, B are with signal input. Spec is judged by CMI's golden sample.

28 February 2013



Note (2) Definition of Viewing Angle (θx , θy):



Note (3) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L63 / L0

L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)


CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).



Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.






Note (6) Definition of Transmittance Variation (δT %):

Measure the transmittance at 5 points Maximum [T%(1), T%(2), ... T%(5)]

Note (7) Definition of Transmittance (T%):

Module is without signal input.

BLU is supplied by CMI.



Note (8) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.


28 February 2013



6. PACKING

6.1 CMI OPEN CELL LABEL

The barcode nameplate is pasted on each OPEN CELL as illustration for CMI internal control.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1^{st} to 31^{st} , exclude I , O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



6.2 PACKAGE RELIABILITY

(1) Carton Packing should have no failure in the following reliability test items

Test Item	Test Conditions	Note
Packing Vibration	ISTA STANDARD Random, Frequency Range: 1 – 200 Hz Top & Bottom: 30 minutes (+Z), 10 min (-Z), Right & Left: 10 minutes (X) Back & Forth 10 minutes (Y)	Non Operation

6.3 CARTON

(1)Box Dimensions : 540(L)*450(W)*320(H) (2)40 Modules/Carton





Figure. 6-3 Packing method





6.4 PALLET









7. PRECAUTIONS

7.1 HANDLING PRECAUTIONS

- (1) The open cell should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the open cell.
- (2) While assembling or installing open cell, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the open cell from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the open cell.
- (10) Pins of I/F connector should not be touched directly with bare hands.

7.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of open cell. Please store open cell within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the open cell, because the moisture may damage open cell when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly.

7.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the open cell is operating.
- (2) Always follow the correct power on/off sequence when open cell is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.



Appendix. OUTLINE DRAWING

