

Engineering Specification

Type 15.0 SXGA+ Color TFT/LCD Module Model Name:N150P2-L04

Document Control Number: OEM N150P2-L04_1

Note: Specification is subject to change without notice. Consequently it is better to contact to International Display Technology before proceeding with the design of your product incorporating this module.

Sales Support International Display Technology



i Contents

- i Contents
- ii Record of Revision
- 1.0 Handling Precautions
- 2.0 General Description
- 2.1 Characteristics
- 2.2 Functional Block Diagram
- 3.0 Absolute Maximum Ratings
- 4.0 Optical Characteristics
- 5.0 Signal Interface
- 5.1 Connectors
- 5.2 Interface Signal Connector
- 5.3 Interface Signal Description
- 5.4 Interface Signal Electrical Characteristics
- 5.4.1 Signal Electrical Characteristics for LVDS Receiver
- 5.4.2 LVDS Receiver Internal Circuit
- 5.4.3 Recommended Guidelines for Motherboard PCB Design and Cable Selection
- 5.5 Signal for Lamp connector
- 6.0 Pixel format image
- 7.0 Parameter guide line for CFL Inverter
- 8.0 Interface Timings
- 8.1 Timing Characteristics
- 8.2 Timing Definition
- 9.0 Power Consumption
- 10.0 Power ON/OFF Sequence
- 11.0 Mechanical Characteristics
- 12.0 National Test Lab Requirement



ii Record of Revision

Date	Document Revision	Page	Summary
December 16,2002	OEM N150P2-L04_1	All	First Edition for customer. (Cable length:105mm)



1.0 Handling Precautions

- If any signals or power lines deviate from the power on/off sequence, it may cause shorten the life of the LCD module.
- The LCD panel and the CFL are made of glass and may break or crack if dropped on a hard surface, so please handle them with care.
- CMOS-ICs are included in the LCD panel. They should be handled with care, to prevent electrostatic discharge.
- Do not press the reflector sheet at the back of the LCD module to any directions.
- Do not stick the adhesive tape on the reflector sheet at the back of the LCD module.
- Please handle care when mount in the system cover. Mechanical damage for lamp reflector, for lamp cable
 and for lamp connector may cause safety problems.
- Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (2.5, IEC60950 or UL60950), or be applied exemption conditions of flammability requirements (4.7.3.4, IEC60950 or UL60950) in an end product.
- The LCD module is designed so that the CFL in it is supplied by Limited Current Circuit (2.4, IEC60950 or UL60950).
- The fluorescent lamp in the liquid crystal display(LCD) contains mercury. Do not put it in trash that is disposed of in landfills. Dispose of it as required by local ordinances or regulations.
- · Never apply detergent or other liquid directly to the screen.
- Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- When the panel surface is soiled, wipe it with absorbent cotton or other soft clothe; do not use solvents or abrasives.
- Do not touch the front screen surface in your system, even bezel.
- Gently wipe the covers and the screen with a soft cloth.
 - The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by International Display Techlonogy for any infringements of patents or other right of the third partied which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of International Display Technology or others.
 - The information contained herein may be changed without prior notice. It is therefore advisable to contact International Display Technology before proceeding with the design of equipment incorporationg this product.

December 16,2002 OEM N150P2-L04 1 4/28



2.0 General Description

This specification applies to the Type 15.0 Color TFT/LCD Module 'N150P2-L04'.

This module is designed for a display unit of notebook style personal computer.

The screen format and electrical interface are intended to support the SXGA+(1400(H) x 1050(V)) screen.

Support color is native 262K colors(RGB 6-bit data driver).

All input signals are LVDS(Low Voltage Differential Signaling) interface compatible.

This module does not contain an inverter card for backlight.

2.1 Characteristics


The following items are characteristics summary on the table under 25 degree C condition:

CHARACTERISTICS ITEMS	SPECIFICATIONS			
Screen Diagonal [mm]	381			
Pixels H x V	1400(x3) x 1050			
Active Area [mm]	304.5(H) x 228.375(V)			
Pixel Pitch [mm]	0.2175(per one triad) x 0.2175			
Pixel Arrangement	R,G,B Vertical Stripe			
Weight [grams]	615 Max.			
Physical Size [mm]	317.3(W) x 242.0(H) x 6.2(D) typ./6.5(D) MAX.			
Display Mode	Normally White			
Support Color	Native 262K colors(RGB 6-bit data driver)			
White Luminance [cd/m²] Design Point 2:(ICFL=6.5mA)	200 Typ.(center), 185 Typ.(5 points average)			
Contrast Ratio	250 : 1 Typ.			
Optical Rise Time/Fall Time [msec]	45 Typ.,50 Max.			
Nominal Input Voltage VDD [Volt]	+3.3 Typ.			
Power Consumption [Watt] Design Point 2:(ICFL=6.5mA)	Backlight: 4.1 Typ., 4.7 Max. Logic: 1.8 Typ.(TBD), 3.4 Max.(TBD)			
Electrical Interface	8 pairs LVDS(Even/Odd R/G/B EEDID(Clock, data) Data(6bit), 3sync signals, Clock)			
CFL Cable Length [mm]	105 Typ.			
Temperature Range [degree C] Operating Storage (Shipping)	0 to +50 -20 to +60			



2.2 Functional Block Diagram

The following diagram shows the functional block of this Type 15.0 Color TFT/LCD Module. The first LVDS port transmits even pixels while the second LVDS port transmits odd pixels.





3.0 Absolute Maximum Ratings

Absolute maximum ratings of the module is as follows:

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	VDD	-0.3	+4.0	V	
Input Signal Voltage	VIN	-0.3	VDD+0.3	V	
CFL Ignition Voltage	Vs	-	+1,650	Vrms	(Note 2)
CFL Current	ICFL	-	+7	mAms	
CFL Peak Inrush Current	ICFLP	-	20	mA	
Operating Temperature	TOP	0	+50	deg.C	(Note 1)
Operating Relative Humidity	НОР	8	95	%RH	(Note 1)
Storage Temperature	TST	-20	+60	deg.C	(Note 1)
Storage Relative Humidity	HST	5	95	%RH	(Note 1)
Vibration			1.5 10-200	G Hz	
Shock			50 18	G ms	Rectangle wave

Note 1: Maximum Wet-Bulb should be 39 degree C and No condensation.

Note 2: Duration: 50msec Max. Ta=0 degree C



4.0 Optical Characteristics

The optical characteristics are measured under stable conditions as follows under 25 degree C condition:

Item	Conditions	Specification	Specification		
		Тур.	Note		
Viewing Angle (Degrees)	Horizontal (Right) K≥10 (Left)	40 40	-		
K:Contrast Ratio	Vertical (Upper) K≥10 (Lower)	15 30			
Contrast ratio		250	-		
Response Time	Rising	45	50Max		
(ms)	Falling	45	50Max		
Color	Red x	0.577	-		
Chromaticity	Red y	0.338	-		
(CIE)	Green x	0.310	-		
	Green y	0.554	-		
	Blue x	0.158	-		
	Blue y	0.124	-		
	White x	0.313	-		
	White y	0.329	-		
White Luminance (cd/m²) ICFL 6.5 mA		200Typ. Center 185Typ. 5 points average			



5.0 Signal Interface

5.1 Connectors

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector		
Manufacturer	JAE		
Type / Part Number	FI-XB30SL-HF10		
Mating Receptacle Manufacture	JAE		
Mating Receptacle/Part Number	FI-X30M, FI-X30C2L		

Connector Name / Designation	For Lamp Connector		
Manufacturer	JST		
Type / Part Number	BHSR-02VS-1		
Mating Type / Part Number	SM02B-BHSS-1		



5.2 Interface Signal Connector

Pin #	Signal Name
1	GND
2	VDD
3	VDD
4	V _{EEDID} (Note 2,3)
5	Reserved (Note 1)
6	CLK _{EEDID} (Note 2,4)
7	Data _{EEDID} (Note 2,4)
8	RelN0-
9	ReIN0+
10	GND
11	RelN1-
12	RelN1+
13	GND
14	RelN2-
15	RelN2+

Pin #	Signal Name	
16	GND	
17	ReCLKIN-	
18	ReCLKIN+	
19	GND	
20	RoIN0-	
21	RoIN0+	
22	GND	
23	RolN1-	
24	RoIN1+	
25	GND	
26	RoIN2-	
27	RoIN2+	
28	GND	
29	RoCLKIN-	
30	RoCLKIN+	

(Note)

- 1. 'Reserved' pins are not allowed to connect any other line.
- 2. This LCD Module complies with "VESA ENHANCED EXTENDED DISPLAY IDENTIFICATION DATA STANDARD Release A, Revision 1" and supports "EEDID version 1.3".
- 3. V_{EEDID} power source shall be the limited current circuit which has not exceeding 1A. (Reference Document : "Enhanced Display Data Channel (E-DDC™) Proposed Standard", VESA)
- 4. Both CLK_{EEDID} line and DATA_{EEDID} line are pulled up with 10k ohm resistor to V_{EEDID} power source line at LCD panel, respectively.



5.3 Interface Signal Description

LCD Drive Connector Signal Description

Signal Name	Description		
	Dual LVDS mode		
ReIN0+,	Even LVDS differential data input		
ReIN0-	(Red0-Red5, Green0)		
ReIN1+,	Even LVDS differential data input		
ReIN1-	(Green1-Green5,Blue0-Blue1)		
ReIN2+,	Even LVDS differential data input		
ReIN2-	(Blue2-Blue5, HSync, VSync, DSPTMG)		
ReCLKIN+,	Even LVDS differential clock input		
ReCLKIN-			
RoIN0+,	Odd LVDS differential data input		
RoIN0-	(Red0-Red5, Green0)		
RoIN1+,	Odd LVDS differential data input		
RoIN1-	(Green1-Green5,Blue0-Blue1)		
RoIN2+,	Odd LVDS differential data input		
RoIN2-	(Blue2-Blue5, HSync, VSync, DSPTMG)		
RoCLKIN+,	Odd LVDS differential clock input		
RoCLKIN-			
VDD	+3.3V Power Supply		
GND	Ground		

Note: Input signals shall be low or Hi-Z state when VDD is off



SIGNAL NAME	Description
+RED 5 (ER5/OR5) +RED 4 (ER4/OR4) +RED 3 (ER3/OR3) +RED 2 (ER2/OR2) +RED 1 (ER1/OR1) +RED 0 (ER0/OR0)	RED Data 5 (MSB) RED Data 4 RED Data 3 RED Data 2 RED Data 1 RED Data 0 (LSB)
(EVEN/ODD)	Red-pixel Data: Each red pixel's brightness data consists of these 6 bits pixel data.
+GREEN 5 (EG5/OG5) +GREEN 4 (EG4/OG4) +GREEN 3 (EG3/OG3) +GREEN 2 (EG2/OG2) +GREEN 1 (EG1/OG1) +GREEN 0 (EG0/OG0) (EVEN/ODD)	GREEN Data 5 (MSB) GREEN Data 4 GREEN Data 3 GREEN Data 2 GREEN Data 1 GREEN Data 0 (LSB)
	Green-pixel Data: Each green pixel's brightness data consists of these 6 bits pixel data.
+BLUE 5 (EB5/OB5) +BLUE 4 (EB4/OB4) +BLUE 3 (EB3/OB3) +BLUE 2 (EB2/OB2) +BLUE 1 (EB1/OB1) +BLUE 0 (EB0/OB0) (EVEN/ODD)	BLUE Data 5 (MSB) BLUE Data 4 BLUE Data 3 BLUE Data 2 BLUE Data 1 BLUE Data 0 (LSB) Blue-pixel Data: Each blue pixel's brightness data consists of these 6 bits
DTCLK	pixel data. Data Clock: The typical frequency is 81MHz.
(EVEN/ODD)	The signal is used to strobe the pixel +data and the +DSPTMG
+DSPTMG (DSP)	When the signal is high, the pixel data shall be valid to be displayed.
VSYNC (V-S)	Vertical Sync: This signal is synchronized with DTCLK. Only active high signal is acceptable.
HSYNC (H-S)	Horizontal Sync: This signal is synchronized with DTCLK. Both active high/low signals are acceptable.
VDD	Power Supply
GND	Ground
V _{EEDID}	EEDID 3.3V Power Supply
CLK _{EDID}	EEDID Clock
Data _{EEDID}	EEDID Data

Note: Output signals except V_{EEDID}, CLK_{EEDID} and Data_{EEDID} from any system shall be Hi-Z state when VDD is off. VSYNC should start with active high (positive pulse) signal from when VDD is supplied and its polarity should not be changed.



5.4 Interface Signal Electrical Characteristics

5.4.1 Signal Electrical Characteristics for LVDS Receiver

Table . Electrical Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Differential Input High Threshold	Vth			+100	mV	
Differential Input Low Threshold	Vtl	-100			mV	
Magnitude Differential Input Voltage	Vid	100		600	mV	
Common Mode Voltage	Vcm	1.125		1.5	V	
Common Mode Voltage Offset	∆Vcm	-50		+50	mV	

Note:

• Input signals shall be low or Hi-Z state when VDD is off.

Figure . Voltage Definitions






Table . Switching Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Clock Frequency	fc	51	54	57	MHz	
Cycle Time	tc	17.5	18.5	19.6	ns	
Data Setup Time	Tsu	700			ps	fc = 54MHz, jitter < 50ps
Data Hold Time	Thd	700			ps	
Cycle modulation rate(Note)	tCJavg			20	ps/clk	

Note: This specification defines maximum average cycle modulation rate in peak-to-peak transition within any 100 clock cycles. This specification is applied only if input clock peak jitter within any 100 clock cycles is greater than 300ps.

Figure . Timing Definition (Even)






Figure . Timing Definition (Odd)








Figure . Timing Definition(detail A)





5.4.2 LVDS Receiver Internal Circuit

Below figure shows the internal block diagram of the LVDS receiver.



5.4.3 Recommended Guidelines for Motherboard PCB Design and Cable Selection

Following the suggestions below will help to achieve optimal results.

- Use controlled impedance media for LVDS signals. They should have a matched differential impedance of 100ohm.
- Match electrical lengths between traces to minimize signal skew.
- Isolate TTL signals from LVDS signals.
- For cables, twisted pair, twinax, or flex circuit with close-coupled differential traces is recommended.



5.5 Signal for Lamp Connector

Pin #	Signal Name
1	Lamp High Voltage
2	Lamp Low Voltage



6.0 Pixel format image

Following figure shows the relationship of the input signals and LCD pixel format image. Even and odd pair of RGB data are sampled at a time.

	Even 0	Odd 1		Even 1398	Odd 1399	
1st Line	R G B	R G B		R G B	R G B	
	 		-		 	
	 		-	-		
1050th Line	R G B	R G B		R G B	R G B	



7.0 Parameter guide line for CFL Inverter

PARAMETER	MIN	DP-1	DP-2	MAX	UNITS	CONDITION
White Luminance (Center) (5 Points average)		(TBD) (TBD)	200 185	-	cd/m ²	(Ta=25 deg.C)
CFL current(ICFL)	3.0	3.5	6.5	7.0	mArms	(Ta=25 deg.C)
CFL Frequency(FCFL)	40			60	KHz	(Ta=25 deg.C) Note 1
CFL Ignition Voltage(Vs)	1,500	-	-	-	Vrms	(Ta= 0 deg.C) Note 3
CFL Voltage (Reference)(VCFL)	-	720 (TBD)	630 (TBD)	-	Vrms	(Ta=25 deg.C) Note 2
CFL Power consumption(PCFL)	-	2.6 (TBD)	4.1 (TBD)	-	W	(Ta=25 deg.C) Note 2

- **Note 1:** CFL discharge frequency should be carefully determined to avoid interference between inverter and TFT LCD.
- **Note 2:** Calculated value for reference (ICFL x VCFL = PCFL).
- **Note 3:** CFL inverter should be able to give out a power that has a generating capacity of over 1,500 voltage. Lamp units need 1,500 voltage minimum for ignition.
- Note 4: DP-1 and DP-2 are recommended Design Points.
 - *1 All of characteristics listed are measured under the condition using the Test inverter.
 - *2 In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen.
 - *3 In designing an inverter, it is suggested to check safety circuit very carefully.

 Impedance of CFL, for instance, becomes more than 1 [M ohm] when CFL is damaged.
 - *4 Generally, CFL has some amount of delay time after applying kick-off voltage. It is recommended to keep on applying kick-off voltage for 1 [Sec] until discharge.
 - *5 CFL discharge frequency must be carefully chosen so as not to produce interfering noise stripes on the screen.
 - *6 Reducing CFL current increases CFL discharge voltage and generally increases CFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.
 - *7 It should be employed the inverter which has 'Duty Dimming', if ICFL is less than 4[mA].



The following chart is CFL current versus the luminance for your reference.

T. B. D.



8.0 Interface Timings

Basically, interface timings described here is not actual input timing of LCD module but output timing of SN75LVDS86(Texas Instruments) or equivalent.

8.1 Timing Characteristics

Signal	Item	Symbol	MIN.	TYP.	MAX.	Unit
DTCLK	Freqency	Fdck	51	54	57	[MHz]
		Tck		18.5		[ns]
+V-Sync	Frame Rate	Fv		60		[Hz]
		Tv		16.67		[ms]
		Nv	1058	1066	2046	[lines]
	V-Active Level	Tva	15.78	46.7		[us]
		Nva	1	3	62	[lines]
	V-Back Porch	Nvb	6	12	125	[lines]
	V-Front Porch	Nvf	1	1		[lines]
+DSPTMG	V-Line	m		1050		[lines]
+H-Sync	Scan Rate	Fh		63.98		[KHz]
		Th		15.63		[usec]
		Nh	762	844	1023	[Tck]
	H-Active Level	Tha		1.037		[usec]
		Tha	8	56	250	[Tck]
	H-Back Porch	Thb	26	64	300	[Tck]
	H-Front Porch	Thf	8	24		[Tck]
+DSPTMG	Display	Thd		12.96		[usec]
+DATA	Data Even/Odd	n		1400		[dots]


Note:Both positive Hsync and positive Vsync polarity is recommended



8.2 Timing Definition


Vertical Timing

Support mode	Tvblk Vertical Blanking	m Active Field	Tvf VSYNC Front Porch	Tv,Nv Frame Time	Tva VSYNC Width	Tvb VSYNC Back Porch
1400 x 1050 at 60Hz	0.250 ms	16.411 ms	0.016 ms	16.661 ms	0.047 ms	0.188 ms
(H line rate : 15.63 us)	(16 lines)	(1050 lines)	(1 line)	(1066 lines)	(3 lines)	(12 lines)



Horizontal Timing

Support mode	Thblk Horizontal Blanking	Thd Active Field	Thf HSYNC Front Porch	Th,Nh H Line Time	Tha HSYNC Width	Thb HSYNC Back Porch
1400 x 1050 Dotclock : 108.000 MHz (54.000MHz x2)	2.667 us (288 dots)	12.963 us (1400 dots)	0.444 us (48 dots)	15.630 us (1688 dots)	1.037 us (112 dots)	1.185 us (128 dots)





9.0 Power Consumption

Input power specifications are as follows;


SYMBOL	PARAMETER	Min	Тур	Max	UNITS	CONDITION
VDD	Logic/LCD Drive Voltage	3	3.3	3.6	V	Load Capacitance 40uF
PDD	VDD Power Max			3.4 (TBD)	W	MAX Pattern VDD=3.6V
PDD	VDD Power		1.8 (TBD)		W	All Black Pattern VDD=3.3V
IDD Max	IDD Current Max			940 (TBD)	mA	MAX Pattern VDD=3.6V
IDD	IDD Current		540 (TBD)		mA	All Black Pattern VDD=3.3V
VDDrp	Allowable Logic/LCD Drive Ripple Voltage			100	mVp-p	
VDDns	Allowable Logic/LCD Drive Ripple Noise			100	mVp-p	

Note: Max Pattern: 2 dot Vertical sub-pixel stripe.




10.0 Power ON/OFF Sequence

VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.






11.0 Mechanical Characteristics









12.0 National Test Lab Requirement

TBD

***** End Of Page ******