TFT LCD Preliminary Specification

MODEL NO.: N150P5 -L03

Customer :	
Approved by :	
Note:	

Liquid Crystal	Display Division				
QRA Division.	QRA Division. OA Head Divisio				
Approval	Approval				
陳 94. 3. 14 永一	94. 3. 14				



Preliminary

- CONTENTS -

REVISION HISTORY	 3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT UNIT	5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT	7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE 4.2 BACKLIGHT UNIT	9
5. INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL 5.4 COLOR DATA INPUT ASSIGNMENT 5.5 EDID DATA STRUCTURE 5.6 EDID SIGNAL SPECIFICATION	10
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE	 18
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	 20
8. PRECAUTIONS 8.1 HANDLING PRECAUTIONS 8.2 STORAGE PRECAUTIONS 8.3 OPERATION PRECAUTIONS	 24
9. PACKING 9.1 CARTON 9.2 PALLET	 25
10. DEFINITION OF LABELS 10.1 CMO MODULE LABEL 10.2 CARTON LABEL	 26



REVISION HISTORY

Version	Date	Page (New)	Section	Description
Version Ver 1.0	Date Mar. 14. '05	Page (New)		Preliminary specification first issued.



Preliminary

1. GENERAL DESCRIPTION

1.1 OVERVIEW

N150P5 is a 15.0" TFT Liquid Crystal Display module with single CCFL Backlight unit and 30 pins LVDS interface. This module supports 1400x 1050 SXGA+ mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction. The inverter module for Backlight is not built in.

1.2 FEATURES

- Thin and light weight
- SXGA+ (1400 x 1050 pixels) resolution
- DE (Data Enable) only mode
- 2 channel 3.3V LVDS (Low Voltage Differential Signaling) interface
- Support EDID Structure Version 1 Revision 3

1.3 APPLICATION

- TFT LCD Notebook

1.4 GENERAL SPECIFICATIONS


Item	Specification	Unit	Note
Active Area	304.5 (H) x 228.375 (V) (15" diagonal)	mm	(1)
Bezel Opening Area	308.1 (H) x 232 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1400 x R.G.B. x 1050	pixel	-
Pixel Pitch	0.2175 (H) x 0.2175 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (2H), glare type	-	-


1.5 MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	316.8	317.3	317.8	mm	
Module Size	Vertical(V)	241.5	242.0	242.5	mm	(1)
	Depth(D)	-	5.7	6.0	mm	
M	/eight	-	530	550	g	-
I/F connector	mounting position	The mounting i	(2)			
center within ±0.5mm as the horizontal.						

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

(2) Connector mounting position







2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note
Item	Symbol	Min.	Max.	Offic	NOLE
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)
Shock (Non-Operating)	S _{NOP}	1	50/18 220/2	G/ms	(3), (5)
Vibration (Non-Operating)	V_{NOP}	-	1.5	G	(4), (5)


Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation .

Relative Humidity (%RH)



- Note (2) The temperature of panel surface should be 0 °C Min. and 50 °C Max.
- Note (3) Condition for 50/18 G/ms is Rectangle Wave. Condition for 220/2 G/ms is Half Sine Wave.
- Note (4) 10 ~ 200 Hz, 0.5 Hr / Cycle, 1 cycles for each X, Y, Z. The fixing condition is shown as below:



Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.





Preliminary

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note	
item	Symbol	Min.	Max.	Offic	Note	
Power Supply Voltage	Vcc	-0.3	+4.0	V	(1)	
Logic Input Voltage	V_{IN}	-0.3	Vcc+0.3	V	(1)	

2.2.2 BACKLIGHT UNIT

Item	Symbol	Value		Unit	Note
item	Symbol	Min.	Max.	Onn	Note
Lamp Voltage	V_L	-	2.5K	V_{RMS}	(1) , (2) , $I_L = (6.0)$ mA
Lamp Current	ΙL	-	7.0	mA _{RMS}	(1) (2)
Lamp Frequency	F_L	-	80	KHz	(1), (2)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for lamp (Refer to Section 3.2 for further information).





3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Parameter		Symbol		Value	Unit	Note	
Faiametei	Symbol	Min.	Тур.	Max.	Offic	Note	
Power Supply Voltage		Vcc	3.0	3.3	3.6	V	-
Ripple Voltage		V_{RP}	-	50	-	mV	-
Rush Current		I _{RUSH}	ı	-	1.5	Α	(2)
Power Supply Current	White	lcc	-	400		mA	(3)a
Current	Black		-	530		mA	(3)b
Differential Input Voltage for	"H" Level	V_{IH}	-	-	+100	mV	-
LVDS Receiver Threshold "L" Level		V_{IL}	-100	-	-	mV	
Terminating Resistor		R _T	-	100	-	Ohm	-
Power per EBL WG	P _{EBL}	-	TBD	-	W	(4)	

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:



Vcc rising time is 470us







Preliminary

Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 °C, DC Current and f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.





Active Area





Active Area

Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input power. Test conditions are as follows.


- (a) Vcc = 3.3 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, $f_v = 60 \,\text{Hz}$,
- (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
- (c) Luminance: 60 nits.
- (d) The inverter used is provided from Please contact them for detail information. CMO doesn't provide the inverter in this product.

3.2 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Parameter	Symbol		Value	Unit	Note	
r ai ai i letei	Symbol	Min.	Тур.	Max.	o iii	Note
Lamp Input Voltage	V_L	-	(660)	-	V_{RMS}	$I_{L} = 6.0 \text{ mA}$
Lamp Current		(2.0)	(6.0)	(6.5)	mA_RMS	(1)
Lamp Turn On Voltage	Vs	-	ı	(1130) (25 °C)	V_{RMS}	(2)
Lamp rum on voltage		-	ı	(1355) (0 °C)	V_{RMS}	(2)
Operating Frequency	F	(45)	ı	(80)	KHz	(3)
Power Consumption	P∟	ı	(3.96)	-	W	(4) , $I_L = 6.0 \text{ mA}$
Lamp Life Time	L_BL	10,000	ı	-	Hrs	(5)
Leakage Current	I_{IN} - I_{OUT}	-	-	1.0	mA	(7)

Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:



Note (2) The voltage shown above should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.

Note (3) The lamp frequency may generate interference with horizontal synchronous frequency from the




Issued Date: Mar. 14, 2005 Model No.: N150P5 -L03 **Preliminary**

display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.

Note (4) $P_L = I_L \times V_L$

- Note (5) The lifetime of lamp is defined as the time when it continues to operate under the conditions at Ta = 25 \pm 2 °C and I_L = 6.0 mA_{RMS} until one of the following events occurs:
 - (a) When the brightness becomes \leq 50% of its original value.
 - (b) When the effective ignition length becomes ≤ 80% of its original value. (Effective ignition length is defined as an area that the brightness is less than 70% compared to the center point.)
- Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid generating too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.
- Note (7) The lamp leakage current is measured by the current difference between in and out. And the measurement condition is as below:







Issued Date: Mar. 14, 2005 Model No.: N150P5 -L03 **Preliminary**

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE



4.2 BACKLIGHT UNIT





Issued Date: Mar. 14, 2005 Model No.: N150P5 -L03 **Preliminary**

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

Pin	Symbol	Description	Polarity	Remark
1	Vss	Ground		-
2	Vcc	Power Supply +3.3 V		-
3	Vcc	Power Supply +3.3 V		-
4	V_{EDID}	DDC +3.3V		-
5	NC	Non-Connection		-
6	CLK _{EDID}	DDC Clock		-
7	DATA _{EDID}	DDC Data		-
8	RXE0-	LVDS Differential Data Input(even)	Negative	R0~R5,G0
9	RXE0+	LVDS Differential Data Input(even)	Positive	K07K5,G0
10	Vss	Ground		-
11	RXE1-	LVDS Differential Data Input(even)	Negative	G1~G5,B0,B1
12	RXE1+	LVDS Differential Data Input(even)	Positive	G1*G3,B0,B1
13	Vss	Ground		-
14	RXE2-	LVDS Differential Data Input(even)	Negative	B2~B5,DE,Hsync,Vsync
15	RXE2+	LVDS Differential Data Input(even)	Positive	BZ -B3,DE,i isylic, vsylic
16	Vss	Ground		-
17	RXEC-	LVDS Clock Data Input(even)	Negative	LVDS Level
18	RXEC+	LVDS Clock Data Input(even)	Positive	LVD3 Level
19	Vss	Ground		-
20	RXO0-	LVDS Differential Data Input(odd)	Negative	R0~R5,G0
21	RXO0+	LVDS Differential Data Input(odd)	Positive	K0~K5,G0
22	Vss	Ground		-
23	RXO1-	LVDS Differential Data Input(odd)	Negative	G1~G5,B0,B1
24	RXO1+	LVDS Differential Data Input(odd)	Positive	G1~G5,B0,B1
25	Vss	Ground		-
26	RXO2-	LVDS Differential Data Input(odd)	Negative	B2~B5,DE,Hsync,Vsync
27	RXO2+	LVDS Differential Data Input(odd)	Positive	DZ DO,DE,Hayric, vayric
28	Vss	Ground		-
29	RXOC-	LVDS Clock Data Input(odd)	Negative	LVDS Level
30	RXOC+	LVDS Clock Data Input(odd)	Positive	LvD3 Level

Note (1) The first pixel is even.

Note (2) Connector Part No.: JAE-FI-XB30SL-HF10 or equivalent

Note (3) User's connector Part No: JAE-FI-X30C2L or equivalen

5.2 BACKLIGHT UNIT

Pin	Symbol	Description	Color
1	HV	High Voltage	Pink
2	LV	Ground	Black


Note (1) Connector Part No.: JST-BHSR-02VS-1 or equivalent


Note (2) User's connector Part No.: JST-SM02B-BHSS-1-TB or equivalent







5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL











5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

	<u> </u>		Data Signal																
	Color				ed					Gre							ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:			:	• :	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:		•	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	i.			:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:):	:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0 <	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:		: \	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage





Preliminary

5.5 EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CMO")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AF	10101111
10	0A	ID product code (N150P5)	10	00010000
11	0B	ID product code (hex LSB first; N150P5)	15	00010101
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed "53")	35	00110101
17	11	Year of manufacture (fixed "2004")	0E	00001110
18	12	EDID structure version # ("1")	01	0000000
19	13	EDID revision # ("3")	03	00000011
20	14	Video I/P definition ("digital")	80	10000000
21	15	Max H image size ("30.45 cm")	1E	00011110
22	16	Max V image size ("22.837 cm")	17	00011110
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("Active off, RGB Color")	0A	00001010
25	19	Red/Green (Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0)	05	00000101
26	1A	Blue/White (Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0)	60	01100000
27	1B	Red-x (Rx = 0.590)	97	10010111
28	1C	Red-y (Ry = 0.340)	57	01010111
29	1D	Green-x (Gx = 0.318)	51	01010001
30	1E	Green-y (Gy = 0.537)	89	10001001
31	1F	Blue-x (Bx = 0.150)	4C	01001100
32	20	Blue-y (By = 0.120)	1E	00011110
33	21	White-x (Wx = 0.313)	50	01010000
34	22	White-y (Wy = 0.329)	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2 (1400x1050@60Hz)	08	00001000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	0000000
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001

14 /28

The information described in this technical specification is tentative and it is possible to be changed without prior notice. Please contact CMO 's representative while your product design is based on this specification. **Version 1.0**





Issued Date: Mar. 14, 2005 Model No.: N150P5 -L03

Preliminary

	D 1 11			
/ .1	Byte #	Field Name and Comments	Value	Value
(decimal)	(hex)	Chandard tissis at ID # 2	(hex)	(binary)
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("108 MHz")	30	00110000
55	37	# 1 Pixel clock (hex LSB first)	2A	00101010
56	38	# 1 H active ("1400")	78	01111000
57	39	# 1 H blank ("288")	20	00100000
58	3A	# 1 H active : H blank ("1400 : 288")	51	01010001
59	3B	# 1 V active ("1050")	1A	00011010
60	3C	# 1 V blank ("16")	10	00010000
61	3D	# 1 V active : V blank ("1050 : 16")	40	01000000
62	3E	# 1 H sync offset ("48")	30	00110000
63	3F	# 1 H sync pulse width ("112")	70	01110000
64	40	# 1 V sync offset : V sync pulse width ("3 : 4")	34	00110100
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 112 : 3 : 4")	00	00000000
66	42	# 1 H image size ("304.5 mm")	30	00110000
67	43	# 1 V image size ("228.37 mm")	E4	11100100
68	44	# 1 H image size : V image size ("304 : 228")	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Flags ("Non-Interlace, Non-Stereo, Digital Separate")	18	00011000
72	48	Detailed timing description # 2	00	00000000
73	49	# 2 Flag	00	00000000
74	4A	# 2 Reserved	00	00000000
75	4B	# 2 FE (hex) defines ASCII string (Model Name "N150P5", ASCII)	FE	11111110
76	4C	# 2 Flag	00	00000000
77	4D	# 2 1 st character of string ("N")	4E	01001110
78	4E	# 2 2 nd character of string ("1")	31	00110001
79	4F	# 2 3 rd character of string ("5")	35	00110101
80	50	# 2 4 th character of string ("0")	30	00110000
81	51	# 2 5 th character of string ("P")	50	01010000
82	52	# 2 6 th character of string ("5")	35	00111001
83	53	# 2 New line character # 2 indicates end of ASCII string	0A	00001010
84	54	# 2 Padding with "Blank" character	20	00100000
85	55	# 2 Padding with "Blank" character	20	00100000



Preliminary

Byte #	Byte #	Field Name and Comments	Value	Value
(decimal)	(hex)		(hex)	(binary)
86	56	# 2 Padding with "Blank" character	20	00100000
87	57	# 2 Padding with "Blank" character	20	00100000
88	58	# 2 Padding with "Blank" character	20	00100000
89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 FE (hex) defines ASCII string (Model Name "N150P5", ASCII)	FÈ	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 1st character of string ("N")	4E	01001110
96	60	# 3 2 nd character of string ("1")	31	0011000
97	61	# 3 3 rd character of string ("5")	35	0011010
98	62	# 3 4 th character of string ("0")	30	00110000
99	63	# 3 5 th character of string ("P")	50	01010000
100	64	# 3 6 th character of string ("5")	35	0011010
101	65	# 3 New line character # 3 indicates end of ASCII string	0A	0000101
102	66	# 3 Padding with "Blank" character	20	0010000
103	67	# 3 Padding with "Blank" character	20	0010000
104	68	# 3 Padding with "Blank" character	20	0010000
105	69	# 3 Padding with "Blank" character	20	0010000
106	6A	# 3 Padding with "Blank" character	20	0010000
107	6B	# 3 Padding with "Blank" character	20	0010000
108	0A	Detailed timing description # 4	00	0000000
109	6D	# 4 Flag	00	0000000
110	6E	# 4 Reserved	00	0000000
111	6F	# 4 FC (hex) defines Monitor name ("Color LCD", ASCII)	FC	11111100
112	70	# 4 Flag	00	0000000
113	71	# 4 1 st character of name ("C")	43	0100001
114	72		6F	
	_	# 4 2 nd character of name ("o")		0110111
115	73	# 4 3 rd character of name (" ")	6C	0110110
116	74	# 4 4 th character of name ("o")	6F	0110111
117	75	# 4 5 th character of name ("r")	72	0111001
118	76	# 4 6 th character of name (<space>)</space>	20	0010000
119	77	# 4 7 th character of name ("L")	4C	0100110
120	78	# 4 8 th character of name ("C")	43	0100001
121	79	# 4 9 th character of name ("D")	44	0100010
122	7A	# 4 New line character # 4 indicates end of Monitor name	0A	0000101
123	7B	# 4 Padding with "Blank" character	20	0010000
124	7C	# 4 Padding with "Blank" character	20	0010000
125	7D	# 4 Padding with "Blank" character	20	0010000
126	7E	Extension flag	00	0000000
127	7F	Checksum	DD	1101110 ⁻




Preliminary

5.6 EDID SIGINAL SPECIFICATION

(1) EDID Power

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Power supply voltage	Vcc	Read Operation	2.2		5.5	V



(2) DC characteristics

		Symbol	Min.	Max.	Unit	Index
SCL, SDA	High Voltage	VIH	0.7×Vcc	_	V	
terminal input voltage	Low Voltage	VIL	_	0.3×Vcc	V	
Hysteresis Vo	Itage	VHYS	0.05 VCC	_	V	
Output Volta	VOL1 VOL2	_	0.4 0.6	V	IOL=3mA, CC=2.5V IOL=6mA, CC=2.5V	
Input Leak current (Vin =0.1V~VCC)		ILI	-10 -10	10 50	uA	WP=VSS WP=VCC
Output Leak cu	urrent	ILO	-10	10	uA	Vout =0.1V~VCC, WP=VSS
Terminal capacity(Inp	out, Output)	Cin, Cout	_	10	pF	VCC=5.0V Ta=25 ⁰ C, Fclk=1.0MHz
Operating current		ICC Write ICC Read	_	3 1	mA	VCC=5.5V, SCL=400KHz
Stillness curi (SDA=SCL=V (WP=VSS,A0,A1,	ICCS	_	30 100	uA	VCC=3.0V VCC=5.5V	

\/CC=4 E\/ E E\/





Global LCD Panel Exchange Center

Issued Date: Mar. 14, 2005 Model No.: N150P5 -L03

Preliminary

(3) AC characteristics (VCC=2.5~5.5V standard operation mode)

Item	Symbol	(Standard operation			VCC=4.5V-5.5V (High-speed operation mode)		
		Min.	Max.	Min.	Max.	Unit	Index
Clock frequency	Fclk		100	_	400	KHz	
Clock High Time	THIGH	4000	_	900	_	ns	
Clock Low Time	TLOW	4700	_	1300	_	ns	
SDA, SCL falling time	TR	_	1000	_	300	ns	
SDA, SCL rising time	TF	_	300	_	300	ns	
START hold time	THD: STA	4000		600		ns	
START setup time	TSU: STA	4700	_	600		ns	
Data input hold time	THD: Data	0	_	0	_	ns	
Data input setup time	TSU: Data	250	-	100	_	ns	
STOP setup time	TSU: STO	4700		600	_	ns	
Output decision time from a clock	TAA	_	3500	100	900	ns	
Bus free time	TBUF	4700	_	1300	_	ns	
Rising time of Min VIH, VIL	TOF		250	20	250	ns	CB≦100pF
Spike oppression	TSP	_	50	_	50	ns	
A write-in cycle time	TWR	_	10	_	10	ms	Byte and page mode
The number of times of data rewriting	-	1M	_	1M	_	cycles	VCC=5.0V Ta=25 ⁰ C,






6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	TBD	54	TBD	MHz	-
	Vertical Total Time	TV	TBD	1066	TBD	Ξ	-
DE	Vertical Addressing Time	TVD	1050	1050	1050	Ξ	-
DL	Horizontal Total Time	TH	TBD	1688	TBD	Tc	-
	Horizontal Addressing Time	THD	1400	1400	1400	Tc	-


INPUT SIGNAL TIMING DIAGRAM





Issued Date: Mar. 14, 2005 Model No.: N150P5 -L03 **Preliminary**

6.2 POWER ON/OFF SEQUENCE



Timing Specifications:

 $470us \le t1 \le 10 msec$

 $0 < t2 \leq 50 \text{ msec}$

 $0 < t3 \leq 50 \text{ msec}$


 $t4 \ge 500 \text{ msec}$

 $t5 \ge 200 \text{ msec}$

 $t6 \ge 200 \, \text{msec}$

- Note (1) Please avoid floating state of interface signal at invalid period.
- Note (2) When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.
- Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the interface signal is valid. The Backlight inverter power must be turned off before the power supply for the logic and the interface signal is invalid.
- Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To avoid this phenomenon, we suggest that the Vcc falling time had better to follow t7 \geq 5 msec

6.3 Momentary Voltage Drops



- (1) When 2.4V $\,\leq\,$ Vcc $\,<$ 3.0V and td $\,\leq\,$ 10ms , the unit must work normally when VCC return to 3.0V.
- (2)When Vcc < 2.4V, momentary voltage shall conform to the input voltage sequence.



Preliminary

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS


Item	Symbol	Value	Unit		
Ambient Temperature	Ta	25±2	°C		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	V_{CC}	3.3	V		
Input Signal	According to typical value	alue in "3. ELECTRICAL	CHARACTERISTICS"		
Inverter Current	lμ	6.0	mA		
Inverter Driving Frequency	FL	(55)	KHz		
Inverter		TBD			

The measurement methods of optical characteristics are shown in Section 7.2. The following items should be measured under the test conditions described in Section 7.1 and stable environment shown in Note (6).

7.2 OPTICAL SPECIFICATIONS

Ite	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		300	-	ı	ı	(2), (6)
Doonanaa Tima		T_R		-	5	10	ms	(2)
Response Time	,	T_F		-	11	16	ms	(3)
Average Lumin	ance of White	L _{AVE}		190	220	-	cd/m ²	(4), (6)
White Variation	of 5 Points	δW		-	-	1.25	-	(6), (7)
Cross Talk		CT		-	-	4.0	%	(5), (6)
	Red	Rx	0 -00 0 -00		0.590		-	
	rteu	Ry	θ_x =0°, θ_Y =0° Viewing Normal Angle		0.340		-	
	Green	Gx	viewing Normal Angle	Тур.	0.318	Тур.	-	
Color		Gy		-0.03	0.537	+0.03	-	(1), (6)
Chromaticity	Blue	Bx			0.150		-	
Critomaticity		Ву			0.120		-	
	White	Wx		0.283	0.313	0.343	-	
	vviile	Wy		0.299	0.329	0.359	-	
	Color Gamut	C.G%		-	45	-	%	(8)
	Horizontal	θ_x +		50	60	-		
Viewing Angle	Horizontal	θ_{x} -	CP>10	50	60	-	Dan	(1), (6)
Viewing Angle	Vertical	θ _Y +	CR≥10	30	40	-	Deg.	
	vertical	θ _Y -		50	60	-		

Note (1) Definition of Viewing Angle (θx , θy):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(5)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (7).

Note (3) Definition of Response Time (T_R, T_F):





Issued Date: Mar. 14, 2005 Model No.: N150P5 -L03 **Preliminary**

Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (7).


Note (5) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:


Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)



Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.






Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$



Note (8) Definition of color gamut (C.G%):


C.G%= ΔR G B $/\Delta R_0$ G₀ B₀,*100%

R₀, G₀, B₀: color coordinates of red, green, and blue defined by NTSC, respectively.

R, G, B: color coordinates of module on 63 gray levels of red, green, and blue, respectively.

 ΔR_0 G₀ B₀: area of triangle defined by R₀, G₀, B₀

ΔR G B: area of triangle defined by R, G, B







8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the lamp wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of lamp will be higher than the room temperature.


8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.




Issued Date: Mar. 14, 2005 Model No.: N150P5 -L03 **Preliminary**


9. PACKING 9.1 CARTON



Box Dimensions : 500(L)x400(W)x362(H)mm Weight: Approx .13.3kg (20 module . per.1 box)



9.2 PALLET




26 /28

The information described in this technical specification is tentative and it is possible to be changed without prior notice. Please contact CMO 's representative while your product design is based on this specification. **Version 1.0**


10. DEFINITION OF LABELS

10.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N150P5 L03
- (b) Revision: Rev. XX, for example: A1, ..., C1, C2 ...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 1~9, for 2001~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product

10.2 CARTON LABEL

