

Doc. Number:

Tentative Specification
Preliminary Specification
Approval Specification

MODEL NO.: N156BGE SUFFIX: EB1

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your corsignature and comments.	nfirmation with your

Approved By	Checked By	Prepared By
曾淑郁	蕭志宏	張君浩
2013-11-13	2013-11-11	2013-11-08
17:07:38 CST	14:42:11 CST	13:49:23 CST



PRODUCT SPECIFICATION CONTENTS

1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 GENERAL SPECIFICATIONS	5
2. MECHANICAL SPECIFICATIONS	5
2.1 CONNECTOR TYPE	6
3. ABSOLUTE MAXIMUM RATINGS	6
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
3.2 ELECTRICAL ABSOLUTE RATINGS	7
3.2.1 TFT LCD MODULE	7
4. ELECTRICAL SPECIFICATIONS	7
4.1 FUNCTION BLOCK DIAGRAM	7
4.2. INTERFACE CONNECTIONS	7
4.3 ELECTRICAL CHARACTERISTICS	9
4.3.1 LCD ELETRONICS SPECIFICATION	9
4.3.2 LED CONVERTER SPECIFICATION	11
4.3.3 BACKLIGHT UNIT	13
4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION	14
4.4.1 DISPLAY PORT INTERFACE	14
4.4.2 COLOR DATA INPUT ASSIGNMENT	15
4.5 DISPLAY TIMING SPECIFICATIONS	16
4.6 POWER ON/OFF SEQUENCE	17
5. OPTICAL CHARACTERISTICS	20
5.1 TEST CONDITIONS	20
5.2 OPTICAL SPECIFICATIONS	20
6. RELIABILITY TEST ITEM	24
7. PACKING	25
7.1 MODULE LABEL	25
7.2 CARTON	26
7.3 UN-PACKING METHOD	27
7.4 PALLET	28
8. PRECAUTIONS	29
8.1 HANDLING PRECAUTIONS	29
8.2 STORAGE PRECAUTIONS	29
8.3 OPERATION PRECAUTIONS	29
Appendix. EDID DATA STRUCTURE	30
Appendix. OUTLINE DRAWING	33



Appendix. SYSTEM COVER DESIGN GUIDANCE	. 35
Appendix. LCD MODULE HANDLING MANUAL	.40

Version 2.1 Nov 07, 2013 **3 / 44** The



REVISION HISTORY

Version	Date	Page	Description
2.0	Jun 13, 2013	All	Approval spec Ver.2.0 was first issued.
			Modify" 1.2 GENERAL SPECIFICATIONS"
2.1	Nov 7,2013	5	Power Consumption:
			Total 3.12W (Max.)@cell 1.0W (Max.), BL 2.12W (Max.)
			Add 2. MECHANICAL SPECIFICATIONS
			Note (2)Dimensions are measured by caliper
		11	Modify"4.3.2 LED CONVERTER SPECIFICATION"
		11	LED Power Current
		13	Modify "4.3.3 BACKLIGHT UNIT"
		16	Modify "4.5 DISPLAY TIMING SPECIFICATIONS"
		00	Modify "5.1 TEST CONDITIONS"
		20	LED Light Bar Input Current change to 51mA
			Modify "5.2 OPTICAL SPECIFICATIONS"
			Color Chromaticity
			White Variation of 5 & 13 Points
		30	Modify "Appendix. EDID DATA STRUCTURE"
		35	Modify" Appendix. SYSTEM COVER DESIGN GUIDANCE"
		41	Add" Appendix. LCD MODULE HANDLING MANUAL"



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N156BGE-EB1 is a 15.6" (15.6" diagonal) TFT Liquid Crystal Display module with LED Backlight unit and 30 pins eDP interface. This module supports 1366 x 768 HD mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	15.547" diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1366 x R.G.B. x 768	pixel	-
Pixel Pitch	0.252 (H) x 0.252 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), Glare	-	-
Luminance, White	220	Cd/m2	
Power Consumption	Total 3.4W (Max.)@cell 1.0W (Max.), BL 2.4W (Max	(.)	(1)


Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = $25 \pm 2 \,^{\circ}\text{C}$, whereas mosaic pattern is displayed.

2. MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note	
	Horizontal (H)	359	359.5	360	mm		
	Vertical (V)	206	206.5	207	mm		
Module Size	Thickness (T)	-	3.05	3.20	mm	(1)	
	Thickness (T) (PCBA with Mylar)	-	-	3.25	mm		
Bezel Area	Horizontal	347.06	347.36	347.66	mm		
Dezei Alea	Vertical	196.29	196.59	196.89	mm		
Active Area	Horizontal	343.932	344.232	344.532	mm		
Active Area	Vertical	193.236	193.536	193.836	mm		
Weight		-	345	360	g		


Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Dimensions are measured by caliper.





2.1 CONNECTOR TYPE



Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-030E-12

User's connector Part No: IPEX-20453-030T-01

3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Value		Unit	Note	
nem	Symbol	Min.	Max.	Offic	Note	
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	


Note (1) (a) 90 %RH Max. ($Ta < 40 \, {}^{\circ}C$).

(b) Wet-bulb temperature should be 39 °C Max. (Ta < 40 °C).

(c) No condensation.

Note (2) The temperature of panel surface should be 0 $^{\circ}$ C min. and 60 $^{\circ}$ C max.

Relative Humidity (%RH)





3.2 ELECTRICAL ABSOLUTE RATINGS


3.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
item	Cymbol	Min.	Max.	Offic	14010
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)
Logic Input Voltage	V _{IN}	-0.3	VCCS+0.3	V	(1)
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)

Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2. INTERFACE CONNECTIONS

PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	NC	No Connection (Reserved for LCD test)	
4	NC	No Connection (Reserved for LCD test)	
5	H_GND	High Speed Ground	
6	ML0-	Complement Signal-Lane 0	
7	ML0+	True Signal-Main Lane 0	
8	H_GND	High Speed Ground	

Version 2.1 Nov 07, 2013 7 / 44 The



9	AUX+	True Signal-Auxiliary Channel
10	AUX-	Complement Signal-Auxiliary Channel
11	H_GND	High Speed Ground
12	VCCS	Power Supply +3.3 V (typical)
13	VCCS	Power Supply +3.3 V (typical)
14	NC	No Connection (Reserved for LCD test)
15	GND	Ground
16	GND	Ground
17	HPD	Hot Plug Detect
18	BL_GND	BL Ground
19	BL_GND	BL Ground
20	BL_GND	BL Ground
21	BL_GND	BL Ground
22	LED_EN	BL_Enable Signal of LED Converter
23	LED_PWM	PWM Dimming Control Signal of LED Converter
24	NC	No Connection (Reserved for LCD test)
25	NC	No Connection (Reserved for LCD test)
26	LED_VCCS	BL Power
27	LED_VCCS	BL Power
28	LED_VCCS	BL Power
29	LED_VCCS	BL Power
30	NC	No Connection (Reserved for LCD test)

Note (1) The first pixel is odd as shown in the following figure.





4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parar	notor		Symbol		Value	Unit	Note	
Faiai	netei		Symbol	Min.	Тур.	Max.	Offic	Note
Power Supply Voltage			vccs	3.0	3.3	3.6	V	(1)-
High Level		n Level		2.25	-	2.75	V	
HPD	Low Level			0	-	0.4	V	
Ripple Voltage			V_{RP}	-	50	-	mV	(1)-
Inrush Current			I _{RUSH}	-	-	1.5	Α	(1),(2)
Dower Cupply Curre	nt	Mosaic	loo		250	300	mA	(3)a
Power Supply Curre	TIL	Black	lcc		300	340	mA	(3)

Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.


Note (2) I_{RUSH}: the maximum current when VCCS is rising

I_{IS}: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.



VCCS rising time is 0.5ms




Version 2.1 Nov 07, 2013 **9 / 44** The



Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 \pm 2 °C, DC Current and f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



Active Area




4.3.2 LED CONVERTER SPECIFICATION

Doro	meter	Symbol		Value		Unit	Note
Faia	meter	Symbol	Min.	Тур.	Max.	Offic	Note
Converter Input power	r supply voltage	LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Curr	ILED _{RUSH}	-	-	1.5	Α	(1)	
EN Control Level	Backlight On		2.2	-	5	V	
EN Control Level	Backlight Off		0	-	0.6	V	
PWM Control Level	PWM High Level		2.2	-	5	V	
PWW Control Level	PWM Low Level		0	-	0.6	V	
PWM Control Duty Ra	itio		5	-	100	%	
PWM Control Permiss	VPWM_pp	-	-	100	mV		
PWM Control Frequer	PWM Control Frequency			-	2K	Hz	(2)
LED Power Current	LED_VCCS =Typ.	ILED	154	191	200	mA	(3)

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,


ILED_{IS}: the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 \pm 2 $^{\circ}$ C, f_{PWM} = 200 Hz, Duty=100%.





VLED rising time is 0.5ms



Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency
$$f_{\text{PWM}}$$
 should be in the range
$$(N+0.33)*f \leq f_{\text{PWM}} \leq (N+0.66)*f$$

$$N: \text{Integer} \quad (N \geq 3)$$

$$f: \text{Frame rate}$$

Note (3) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.

Version 2.1 Nov 07, 2013 12 / 44




4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Doromotor	Cymbal		Value	Lloit	Note	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
LED Light Bar Power Supply Voltage	VL	28.6	31.9	35.2	V	(1)(2)(Duty(1009())
LED Light Bar Power Supply Current	lL		60		mA	(1)(2)(Duty100%)
Power Consumption	PL	1.716	1.914	2.112	W	(3)
LED Life Time	L_BL	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below :



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 °C and I_L = 20 mA (Per EA) until the brightness becomes $\leq 50\%$ of its original value.

Version 2.1 Nov 07, 2013 13 / 44



4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION


4.4.1 DISPLAY PORT INTERFACE

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(3)
AUX AC Coupling Capacitor	C_{AUX}	75		200	nF	(2)

Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPortTM Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.

- (2) The AUX AC Coupling Capacitor should be placed on Source Devices.
- (3)The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.

Single Ended



Version 2.1 Nov 07, 2013 14 / 44



4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

									[Data	Sign	al							
	Color			Re	ed					Gre	en					Bl	ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 2.1 Nov 07, 2013 **15 / 44**




4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Refresh rate 60Hz

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	68.78	76.42	80.24	MHz	-
	Vertical Total Time	TV	790	800	830	TH	-
	Vertical Active Display Period	TVD	768	768	768	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	32	TV-TVD	TH	-
DE	Horizontal Total Time	TH	1566	1592	1716	Tc	-
	Horizontal Active Display Period	THD	1366	1366	1366	Tc	-
	Horizontal Active Blanking Period	THB	TH-THB	226	TH-THB	Tc	-

INPUT SIGNAL TIMING DIAGRAM




Version 2.1 Nov 07, 2013 16 / 44



4.6 POWER ON/OFF SEQUENCE

The power sequence specifications are shown as the following table and diagram.



Version 2.1 Nov 07, 2013 17 / 44



Timing Specifications:

Parameter	Description	Reqd.	Val		Uni	Notes
	•	Ву	Min	Max	t	Notes
t1	Power rail rise time, 10% to 90%	Source	0.5	10	ms	Automoti Di i
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	-	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	-	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	-	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	-	-	ms	Source must assure display video is stable
t9	Delay from backlight off to end of valid video data	Source	-	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below)
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to	Source	0.5	10	ms	-

Version 2.1 Nov 07, 2013 **18 / 44**



	10%					
t12	VCCS Power off time	Source	500	-	ms	=
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t _C	Delay from LED power rising to LED dimming signal	Source	1	ı	ms	-
t _D	Delay from LED dimming signal to LED power falling	Source	1	ı	ms	-
t _E	Delay from LED dimming signal to LED enable signal	Source	1	-	ms	-
t _F	Delay from LED enable signal to LED dimming signal	Source	1	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
 - Upon LCDVCC power-on (within T2 max)
 - When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 2.1 Nov 07, 2013 19 / 44



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit					
Ambient Temperature	Та	25±2	°C					
Ambient Humidity	На	50±10	%RH					
Supply Voltage	V _{cc}	3.3	V					
Input Signal	According to typical va	According to typical value in "3. ELECTRICAL CHARACTERISTICS"						
LED Light Bar Input Current	IL	60	mA					

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS


Ite	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		500	600	-	-	(2), (5),(7)
Response Time		T_R		-	3	8	ms	
Response Time	;	T_F		-	8	13	ms	(3),(7)
Average Luminance of White		Lave		190	220	-	cd/m ²	(4), (6),(7)
Red		Rx	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		0.573		-	
Red		Ry	Viewing Normal Angle		0.346		-	
	Green	Gx		Тур –	0.341	Typ + 0.03	-	(1),(7)
Color		Gy			0.595		-	
Chromaticity	Blue	Bx		0.03	0.161		-	
		Ву			0.115		-	
	White	Wx			0.313		-	
	vviiite	Wy			0.329		-	1
	Horizontal	θ_x +		40	45			
Viouring Angle	Honzontai	θ_{x} -	OD>40	40	45	-	Dog	(1),(5),
Viewing Angle	\	θ_{Y} +	CR≥10	15	20	-	Deg.	(7)
	Vertical	θ _Y -		40	45	-		
White Variation Points			$\theta_x=0^\circ, \ \theta_Y=0^\circ$	80	-	-	%	(5),(6), (7)
		δW_{13p}	$\theta_x=0^\circ, \ \theta_Y=0^\circ$	65	-	-		

Version 2.1 Nov 07, 2013 **20 / 44**



Note (1) Definition of Viewing Angle (θx , θy):





Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of White at 5 points

Version 2.1 Nov 07, 2013 **21 / 44**




 $L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$

L(x) is corresponding to the luminance of the point X at Figure in Note (6)

Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Note (6) Definition of White Variation (δW):

Measure the luminance of White at 5 points / 13 points

 $\delta W_{5p} = \{Minimum [L (1)~L (5)] / Maximum [L (1)~L (5)]\} *100\%$

 $\delta W_{13p} = \{Minimum [L (1) \sim L (13)] / Maximum [L (1) \sim L (13)]\} *100\%$



Version 2.1 Nov 07, 2013 **22 / 44**



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 2.1 Nov 07, 2013 **23 / 44**



6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour ←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	
High Temperature & High Humidity Operation Test	50℃, 80% RH, 240 hours	
ESD Test (Operation)	150pF, 330 Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

- Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.
- Note (2) Evaluation should be tested after storage at room temperature for more than two hour
- Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Version 2.1 Nov 07, 2013 **24 / 44**




7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N156BGE EB1
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.



- (d) Production Location: MADE IN XXXX. XXXX stands for production location.
- (e) UL logo: "AAAA" especially stands for panel manufactured by Innolux China satisfying UL requirement.

Version 2.1 Nov 07, 2013 **25 / 44**



7.2 CARTON




Figure. 7-2 Packing method

Version 2.1 Nov 07, 2013 **26 / 44**



7.3 UN-PACKING METHOD




Figure. 7-3 un-packing method

Version 2.1 Nov 07, 2013 **27 / 44**



7.4 PALLET

Sea & Land Transportation Air Transportation




Figure. 7-4 Pallet

Version 2.1 Nov 07, 2013 **28 / 44**



8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.



Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #	Byte #	Field Name and Comments	Value	Value
(decimal) 0	(hex)	Haaday	(hex) 00	(binary) 00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8		Header	00 0D	
	8	EISA ID manufacturer name ("CMN")		00001101
9	9	EISA ID manufacturer name	AE D7	10101110
10	0A	ID product code (LSB)	B7	10110111
11		ID product code (MSB)	15	00010101
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	
15 16	0F	ID S/N (fixed "0")	00	00000000
17	10	Week of manufacture (fixed week code)	1E	00011110
18	11 12	Year of manufacture (fixed year code)	17 01	00010111
19	13	EDID structure version ("1")	04	00000001
20	14	EDID revision ("4")	95	10010101
21	15	Video I/P definition ("Digital")	22	00100010
22	16	Active area horizontal ("34.4232cm")	13	000100010
23	17	Active area vertical ("19.3536cm")	78	01111000
23	18	Display Gamma (Gamma = "2.2")	02	00000010
25	19	Feature support ("RGB, Non-continous")	+	11100101
26	18 1A	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	E5 65	01100101
27	1B	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	92	100100101
28		Rx=0.573		01011000
29		Ry=0.346 Gx=0.341	58 57	01011000
30	1E			10011000
31	1F	Gy=0.595	98 29	00101001
32	20	Bx=0.161 By=0.115	1D	00011101
33	21	Wx=0.313	50	01010000
34	22	Wy=0.313 Wy=0.329	54	01010000
35	23	Established timings 1	00	00000000
36	24	Established timings 1 Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26		01	00000000
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 1	01	00000001
		Standard timing ID # 2		00000001
41	29	Standard timing ID # 2	01	00000001

Version 2.1 Nov 07, 2013 **30 / 44**



		TRODUCT OF LOT	10/	
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("76.42MHz")	DA	11011010
55	37	# 1 Pixel clock (hex LSB first)	1D	00011101
56	38	# 1 H active ("1366")	56	01010110
57	39	# 1 H blank ("226")	E2	11100010
58	ЗА	# 1 H active : H blank	50	01010000
59	3B	# 1 V active ("768")	00	00000000
60	3C	# 1 V blank ("32")	20	00100000
61	3D	# 1 V active : V blank	30	00110000
62	3E	# 1 H sync offset ("68")	44	01000100
63	3F	# 1 H sync pulse width ("45")	2D	00101101
64	40	# 1 V sync offset : V sync pulse width ("4 : 7")	47	01000111
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
66	42	# 1 H image size ("344 mm")	58	01011000
67	43	# 1 V image size ("193 mm")	C1	11000001
68	44	# 1 H image size : V image size	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	18	00011000
72	48	Detailed timing description # 2	00	00000000
73	49	# 2 Flag	00	00000000
74	4A	# 2 Reserved	00	00000000
75	4B	# 2 ASCII string Model name	FE	11111110
76	4C	# 2 Flag	00	00000000
77	4D	# 2 1st character of name ("N")	4E	01001110
78	4E	# 2 2nd character of name ("1")	31	00110001
79	4F	# 2 3rd character of name ("5")	35	00110101
80	50	# 2 4th character of name ("6")	36	00110110
81	51	# 2 5th character of name ("B")	42	01000010
82	52	# 2 6th character of name ("G")	47	01000111
83	53	# 2 7th character of name ("E")	45	01000101
	54	# 2 8th character of name ("-")	2D	00101101
84		, ,	<u> </u>	
84 85	55	# 2 9th character of name ("E")	45	1 01000101
85 86	55 56	# 2 9th character of name ("E") # 2 10th character of name ("B")	45 42	01000101 01000010


Version 2.1 Nov 07, 2013 **31 / 44**



88	58	# 2 New line character indicates end of ASCII string	0A	00001010
89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 ASCII string Vendor	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 Character of string ("C")	43	01000011
96	60	# 3 Character of string ("M")	4D	01001101
97	61	# 3 Character of string ("N")	4E	01001110
98	62	# 3 New line character indicates end of ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 ASCII string Model Name	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	# 4 1st character of name ("N")	4E	01001110
114	72	# 4 2nd character of name ("1")	31	00110001
115	73	# 4 3rd character of name ("5")	35	00110101
116	74	# 4 4th character of name ("6")	36	00110110
117	75	# 4 5th character of name ("B")	42	01000010
118	76	# 4 6th character of name ("G")	47	01000111
119	77	# 4 7th character of name ("E")	45	01000101
120	78	# 4 8th character of name ("-")	2D	00101101
121	79	# 4 9th character of name ("E")	45	01000101
122	7A	# 4 10th character of name ("B")	42	01000010
123	7B	# 4 11th character of name ("1")	31	00110001
124	7C	# 4 New line character indicates end of ASCII string	0A	00001010
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	8C	10001100



Appendix. OUTLINE DRAWING





NOTES:


- 1. LCD MODULE INPUT CONNECTOR : I-PEX 20455-030E-12.
- 2. IN ORDER TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT, NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAN OR FOREIGN OBJECTS OVER FPC, T-CON AND VR LOCATIONS.
- 3. LVDS CONNECTOR IS MEASURED AT PINI AND ITS MATING LINE.
 4. MODULE FLATNESS SPEC 0.5mm MAX.
 5. "()" MARKS THE REFERENCE DIMENSIONS.

Version 2.1 Nov 07, 2013 33 / 44










URIVER IC, FPC, TCON, AND VR LOCATIONS SEE NOTES FOR EXPLANATION

Version 2.1 Nov 07, 2013 **34 / 44**




Appendix. SYSTEM COVER DESIGN GUIDANCE




Version 2.1 Nov 07, 2013 **35 / 44**





Version 2.1 Nov 07, 2013 **36 / 44**








test, hinge test, pogo test, or backpack test. Abnormal display, white spot, pooling issue may occur if low rigidity material is used. Pooling issue may occur because screw's boss positioning for module's bracket are deformed during open-close test. Solid structure design of system rear-cover may also influence the rigidity of system rear-cover. The deformation of system rear-cover should not caused interference. 9 System base unit design near keyboard and mouse pad System rear-cover System front-cover System base unit Sharp edge Keyboard/Mouse pad To prevent abnormal display & white spot after scuffing test, hinge test, pogo test, backpack Definition test, sharp edge design in keyboard surface may damage panel during the test. We suggest to use slope edge design, or to reduce the thickness difference of keyboard/mouse pad from the nearby surface. 10 Screw boss height design Screw LCD Backlight Screw boss System rear-cover Panel rear-cover LCD Backlight Screw boss System Panel rear-coverrear-cover Gap Definition Screw boss height should be designed with respect to the height of bracket bottom surface to panel bottom surface + flatness change of panel itself. Because gap will exist between screw boss and bracket, if the screw boss height is smaller. As result while fastening screw, bracket will deformed and pooling issue may occur. Assembly SOP examination for system front-cover with Hook design 11 Assembly Pressure System front-cover Hook LCD Backlight System rear-cover Assembly Pressure Definition To prevent panel crack during system front-cover assembly process with hook design, it is

Version 2.1 Nov 07, 2013 38 / 44





Version 2.1 Nov 07, 2013 **39 / 44**



Parameter consideration for White Line Issue: 1 TP VA to LCD AA distance 2 TP Assembly tolerance 3 TP Ink Printing tolerance 4 Sponge thickness and tolerance 5 Inspection/Viewing Angle specification 6 Polarizer edge to LCD AA distance and tolerance Polarizer edge to LCD AA distance can be derived by "AA~Outline" - "CF Pol~Outline" with respect to INX 2D Outline Drawing on each side. AA~Outline Polarizer edge to LCD AA CF Pol~Outline For using in Touch Application: to prevent White Line appears between TP and LCD module Definition combination, the maximum inspection angle location must not fall onto LCD polarizer edge, otherwise light line near edge of polarizer will be appear. Parameters such as TP VA to LCD AA distance, TP assembly tolerance, TP Ink printing

tolerance, Sponge thickness and tolerance, and Maximum Inspection/Viewing Angle, must be considered with respect to LCD module's Polarizer edge location and tolerance. This consideration must be taken at all four edges separately.

The goal is to find parameters combination that allow maximum inspection angle falls inside polarizer black margin area.

Note: Information for Polarizer edge location and its tolerance can be derived from INX 2D Outline Drawing ("AA ~Outline" - "CF Pol~Outline").

Note: Please feel free to contact INX FAE Engineer. By providing value of parameters above on each side, we can help to verify and pass the white line risk feasibility for your reference.

Appendix. LCD MODULE HANDLING MANUAL

Purpose	 This SOP is prepared to prevent panel dysfunction possibility through incorrect handling procedure. This manual provides guide in unpacking and handling steps. Any person which may contact / related with panel, should follow guide stated in this manual to prevent panel loss. 	
1.	Unpacking	

Version 2.1 Nov 07, 2013 40 / 44








Remove PE Foam



Handle with care (see next page)





Finger Slot

Use slots at both sides for finger insertion. Handle panel upward with care.

Do and Don't 3.



Do:

- Handle with both hands.
- Handle panel at left and right edge.



Don't:

- Lifting with one hand.



Handle at PCBA side.



Don't:

- Stack panels.



- Press panel.



Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel



Version 2.1 Nov 07, 2013 **42 / 44**



Don't:

 Paste any material unto white reflector sheet



Don't:

 Pull / Push white reflector sheet



Don't:

Hold at panel corner.



Don't:

- Twist panel.



Version 2.1 Nov 07, 2013 **43 / 44**



Do:

 Hold panel at top edge while inserting connector.



Don't:

 Press white reflector sheet while inserting connector.



Do:

 Remove panel protector film starts from side tape.



Don't:

 Remove panel protector film from film corner directly before side tape is removed.

