

16Mb Ultra-Low Power Asynchronous CMOS PSRAM

1M x 16 bit

Overview

The N16T1618C2(D1/A1)A is an integrated memory device containing a 16 Mbit Pseudo Static Random Access Memory using a self-refresh DRAM array organized as 1,048,576 words by 16 bits. It is designed to be compatible in operation and interface to standard 6T SRAMS. The device is designed for low standby and operating current and includes a power-down feature to automatically enter standby mode. The device is available in a 2 \overline{CE} (chip enable) version and two \overline{ZZ} (deep sleep) versions. The \overline{ZZ} version includes several power saving modes: a deep sleep mode where data is not retained in the array and partial array refresh mode where data is retained in a portion of the array. Both these modes reduce standby current drain. The VFBGA package has separate power rails, VccQ and VssQ for the I/O to be run from a separate power supply from the device core.

Product Family

Part Number	Feature	Package Type	Operating Temperature	Power Supply	Speed	Standby Current (I _{SB}), Max	Operating Current (I _{CC}), Max
N16T1618C2AZ	2 CE	48 - BGA	-30°C to +85°C	1.65V - 2.2V	85ns @ 1.65V	40 μ A @ 1.8V	3 mA @ 1MHz
N16T1618D1AZ	Deep Sleep Disabled						
N16T1618A1AZ	Deep Sleep Active						

Pin Descriptions


Pin Configuration

	1	2	3	4	5	6
A	\overline{LB}	\overline{OE}	A ₀	A ₁	A ₂	CE2/ ZZ
B	I/O ₈	\overline{UB}	A ₃	A ₄	$\overline{CE1}$	I/O ₀
C	I/O ₉	I/O ₁₀	A ₅	A ₆	I/O ₁	I/O ₂
D	V _{SSQ}	I/O ₁₁	A ₁₇	A ₇	I/O ₃	V _{CC}
E	V _{CCQ}	I/O ₁₂	DNU	A ₁₆	I/O ₄	V _{SS}
F	I/O ₁₄	I/O ₁₃	A ₁₄	A ₁₅	I/O ₅	I/O ₆
G	I/O ₁₅	A ₁₉	A ₁₂	A ₁₃	\overline{WE}	I/O ₇
H	A ₁₈	A ₈	A ₉	A ₁₀	A ₁₁	NC

48 Pin BGA (top)
6 x 8 mm

Pin Name	Pin Function
A ₀ -A ₁₉	Address Inputs
\overline{WE}	Write Enable Input
$\overline{CE1}$	Chip Enable Input
CE2	Chip Enable Input (only for CE2 device)
\overline{ZZ}	Deep Sleep Input (only for A1 or D1 deep sleep device)
\overline{OE}	Output Enable Input
\overline{LB}	Lower Byte Enable Input
\overline{UB}	Upper Byte Enable Input
I/O ₀ -I/O ₁₅	Data Inputs/Outputs
V _{CC}	Power
V _{SS}	Ground
V _{CCQ}	Power I/O pin only
V _{SSQ}	Ground I/O pin only
DNU	Do Not Use (or connect to V _{SS})

Functional Block Diagram



Functional Description

$\overline{CE1}$	$CE2^1$	\overline{WE}	\overline{OE}	$\overline{UB}/\overline{LB}$	\overline{ZZ}^2	I/O ³	MODE	POWER
H	X	X	X	X	H	High Z	Standby ⁴	Standby
X	L	X	X	X	H	High Z	Standby ⁴	Standby
X	X	X	X	H	H	High Z	Standby ⁴	Standby
L	H	L	X ⁵	L ³	H	Data In	Write ⁵	Active -> Standby ⁶
L	H	H	L	L ³	H	Data Out	Read	Active -> Standby ⁶
L	H	H	H	L ³	H	High Z	Active	Standby ⁶

1.) Only on the two-CE option device.

2. Only on the one-CE option device with sleep mode.

3. When \overline{UB} and \overline{LB} are in select mode (low), I/O₀ - I/O₁₅ are affected as shown. When \overline{LB} only is in the select mode only I/O₀ - I/O₇ are affected as shown. When \overline{UB} is in the select mode only I/O₈ - I/O₁₅ are affected as shown. If both \overline{UB} and \overline{LB} are in the deselect mode (high), the chip is in a standby mode regardless of the state of $CE1$ or $CE2$.

4. When the device is in standby mode, control inputs (\overline{WE} , \overline{OE} , \overline{UB} , and \overline{LB}), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

5. When \overline{WE} is invoked, the \overline{OE} input is internally disabled and has no effect on the circuit.

6. The device will consume active power in this mode whenever addresses are changed. Data inputs are internally isolated from any external influence.

Capacitance¹

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C_{IN}	$V_{IN} = 0V, f = 1 \text{ MHz}, T_A = 25^\circ\text{C}$		8	pF
I/O Capacitance	$C_{I/O}$	$V_{IN} = 0V, f = 1 \text{ MHz}, T_A = 25^\circ\text{C}$		8	pF

1. These parameters are verified in device characterization and are not 100% tested

Absolute Maximum Ratings¹

Item	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	$V_{IN,OUT}$	-0.3 to $V_{CC}+0.3$	V
Voltage on V_{CC} Supply Relative to V_{SS}	V_{CC}	-0.3 to 4.0	V
Power Dissipation	P_D	500	mW
Storage Temperature	T_{STG}	-40 to 125	°C
Operating Temperature	T_A	-30 to +85	°C
Soldering Temperature and Time	T_{SOLDER}	240°C, 10sec(Lead only)	°C

1. Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Characteristics (Over Specified Temperature Range)

Item	Symbol	Comments	Min.	Typ ¹	Max.	Unit
Supply Voltage	V_{CC}	N16T1618	1.65	1.8	2.2	V
Supply Voltage for I/O	V_{CCQ}		1.65		3.6	V
Input High Voltage	V_{IH}		1.4		V_{CC}	V
Input Low Voltage	V_{IL}		-0.3		0.4	V
Output High Voltage	V_{OH}	$I_{OH} = -0.2mA$	$0.8V_{CCQ}$			V
Output Low Voltage	V_{OL}	$I_{OL} = 0.2mA$			0.2	V
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to V_{CC}			0.5	μA
Output Leakage Current	I_{LO}	$\overline{OE} = V_{IH}$ or Chip Disabled			0.5	μA
Read/Write Operating Supply Current @ 1 μs Cycle Time ²	I_{CC1}	$V_{CC}=V_{CCMAX}$, $V_{IN}=V_{IH} / V_{IL}$ Chip Enabled, $I_{OUT} = 0$			4	mA
Read/Write Operating Supply Current @ 70 ns Cycle Time ²	I_{CC2}	$V_{CC}=V_{CCMAX}$, $V_{IN}=V_{IH} / V_{IL}$ Chip Enabled, $I_{OUT} = 0$			25	mA
Standby Current ³	I_{SB1}	$V_{IN} = V_{CC}$ or 0V Chip Disabled $t_A = 30^\circ C$			tbd	μA
		$t_A = 85^\circ C$, $V_{CC} = 1.8V$			40	μA
	I_{SB2}	$t_A = 85^\circ C$, $V_{CC} = 2.0V$			70	μA
		$t_A = 85^\circ C$, $V_{CC} = 2.2V$			100	μA


1. Typical values are measured at $V_{CC}=V_{CC}$ Typ., $T_A=25^\circ C$ and not 100% tested.

2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

3. This device assumes a standby mode if the chip is disabled ($\overline{CE1}$ high or $CE2$ low). In order to achieve low standby current all inputs must be within 0.2 volts of either V_{CC} or V_{SS} .

Timing Test Conditions


Item	
Input Pulse Level	$0.1V_{CC}$ to $0.9V_{CC}$
Input Rise and Fall Time	5ns
Input Timing Reference Levels	$0.5V_{CC}$
Output Timing Reference Levels	$0.5V_{CCQ}$
Operating Temperature	-30°C to $+85^{\circ}\text{C}$

Output Load Circuit


Timings

	Item	Symbol	Min.	Max.	Unit
Read Cycle	Read Cycle Time	t_{RC}	85		ns
	Address Access Time	t_{AA}		85	ns
	Chip Enable to Valid Output	t_{CO}		85	ns
	Output Enable to Valid Output	t_{OE}		15	ns
	Byte Select to Valid Output	t_{LB}, t_{UB}		85	ns
	Chip Enable to Low-Z output	t_{LZ}	10		ns
	Output Enable to Low-Z Output	t_{OLZ}	5		ns
	Byte Select to Low-Z Output	t_{LBZ}, t_{UBZ}	10		ns
	Chip Disable to High-Z Output	t_{HZ}	0	20	ns
	Output Disable to High-Z Output	t_{OHZ}	0	20	ns
	Byte Select Disable to High-Z Output	t_{LBHZ}, t_{UBHZ}	0	20	ns
	Output Hold from Address Change	t_{OH}	5		ns
Write Cycle	Write Cycle Time	t_{WC}	85		ns
	Chip Enable to End of Write	t_{CW}	85		ns
	Address Valid to End of Write	t_{AW}	85		ns
	Byte Select to End of Write	t_{LBW}, t_{UBW}	85		ns
	Write Pulse Width	t_{WP}	65	30000	ns
	Write Recovery Time	t_{WR}	0		ns
	Write to High-Z Output	t_{WHZ}		20	ns
	Address Setup Time	t_{AS}	0		ns
	Data to Write Time Overlap	t_{DW}	25		ns
	Data Hold from Write Time	t_{DH}	0		ns
	End Write to Low-Z Output	t_{OW}	5		ns
All Cycle	Address Skew	t_{SK}		10	ns


Timing of Read Cycle ($\overline{CE1} = \overline{OE} = V_{IL}, \overline{WE} = CE2 = V_{IH}$)




Timing Waveform of Read Cycle ($\overline{WE} = V_{IH}$)





Timing Waveform of Write Cycle (\overline{WE} control)



Timing Waveform of Write Cycle ($\overline{CE1}$ Control, $\overline{CE2} = \text{High}$)



Timing Waveform of Write Cycle (\overline{UB} , \overline{LB} control, CE2 = High)



Power Savings Modes

In the N16T1618D1(A1)A devices there are several power savings modes. The three modes are:

- **Reduced Memory Size**
- **Partial Array Refresh**
- **Deep Sleep Mode**

All three modes are available only on the D1 and A1 devices which have a single \overline{CE} and a \overline{ZZ} (Deep Sleep Mode) input pin.

The operation of the power saving modes is controlled by setting the Variable Address Register (VAR). This VAR is shown in the following "Variable Address Register" figure and is used to enable/disable the various low power modes. The VAR is set by using the timings defined in the figure titled "Variable Address Register (VAR) Update Timings". The register must be set in less than 1 μ s after \overline{ZZ} is enabled low.

1) Reduced Memory Size (RMS)

In this mode of operation, the 16Mb PSRAM can be operated as a 4Mb, 8Mb or a 12Mb device. The mode and array size are determined by the settings in the VA register. The VA register is set according to the following timings and the bit settings in the table "Address Patterns for RMS". The RMS mode is enabled at the time of \overline{ZZ} transitioning high and the mode remains active until the register is updated. To return to the full 16Mb address space, the VA register must be reset using the previously defined procedures. While operating in the RMS mode, the unselected portion of the array may not be used. The high order address, A19, is internally ignored within the PSRAM and must be at a logic level to addressing the selected portion of the array.

2) Partial Array Refresh (PAR)

In this mode of operation, the internal refresh operation can be restricted to a 4Mb, 8Mb or 12Mb portion of the array. The mode and array partition to be refreshed are determined by the settings in the VA register. The VA register is set according to the following timings and the bit settings in the table "Address Patterns for PAR". In this mode, when \overline{ZZ} is active low, only the portion of the array that is set in the register is refreshed. The operating mode is only available during standby time (\overline{ZZ} low) and once \overline{ZZ} is returned high, the device resumes full array refresh. All future PAR cycles will use the contents of the VA register that has been previously set. To change the address space of the PAR mode, the VA register must be reset using the previously defined procedures.


The two device versions (D1 and A1) only differ in that they have different default settings for the VA register.

In the first version (A1), the default state for the \overline{ZZ} Enable/Disable register (register A4) will be "Deep Sleep Enabled" where \overline{ZZ} low will initiate a deep sleep mode after 1 μ s. This device is referred to as Deep Sleep Active, or DSA device. In the second version (D1), the default state for the \overline{ZZ} Enable/Disable register (register A4) will be "Deep Sleep Disabled" such that \overline{ZZ} low will not initiate a deep sleep mode but rather put the device into PAR mode after 1 μ s. This device is referred to as Deep Sleep Inactive, or DSI device. To enter Deep Sleep in the D1 or DSA device the A4 register must first be programmed. In either device, once the SRAM enters Deep Sleep Mode, the VAR contents are destroyed and the default register settings are reset.


3) Deep Sleep Mode

In this mode of operation, the internal refresh is turned off and all data integrity of the array is lost. Deep Sleep is entered by bringing \overline{ZZ} low with the A4 register programmed to "Deep Sleep Enabled". The device will remain in this mode as long as \overline{ZZ} remains low.

Variable Address Register (VAR)




Variable Address Register (VAR) Update Timings



1) Applies only for setting the register for RMS mode.

Deep Sleep Mode - Entry/Exit Timings



VAR Update and Deep Sleep Timings

Item	Symbol	Min	Max	Unit
PAR and RMS \overline{ZZ} low to \overline{WE} low	t_{zzwe}		1000	ns
Chip (\overline{CE} , $\overline{UB/LB}$) deselect to \overline{ZZ} low	t_{cdzz}	0		ns
\overline{ZZ} low after \overline{WE} high	t_{zzh}^1	20		ns
Deep Sleep Mode	t_{zzmin}	10		us
Deep Sleep Recovery	t_r	200		us

1) Applies only for setting the register for RMS mode.

Address Patterns for PAR (A3 = 0, A4 = 1)

A2	A1	A0	Active Section	Address space	Size	Density
0	1	1	One-quarter of die	00000h - 3FFFFh	256Kb x 16	4Mb
0	1	0	One-half of die	00000h - 7FFFFh	512Kb x 16	8Mb
0	0	1	Three-quarters of die	00000h - BFFFFh	768Kb x 16	12Mb
1	1	1	One-quarter of die	C0000h - FFFFh	256Kb x 16	4Mb
1	1	0	One-half of die	80000h - FFFFh	512Kb x 16	8Mb
1	0	1	Three-quarters of die	40000h - FFFFh	768Kb x 16	12Mb


Address patterns for RMS (A3 = 1, A4 = 1)

A2	A1	A0	Active Section	Address space	A19	A18	Size	Density
0	1	1	One-quarter of die	00000h - 3FFFFh	0	0	256Kb x 16	4Mb
0	1	0	One-half of die	00000h - 7FFFFh	0	x	512Kb x 16	8Mb
0	0	1	Three-quarters of die	00000h - BFFFFh	0	0	768Kb x 16	12Mb
					0	1		
					1	0		
0	0	0	Full die	00000h - FFFFh	x	x	1Mb x 16	16Mb
1	1	1	One-quarter of die	C0000h - FFFFh	1	1	256Kb x 16	4Mb
1	1	0	One-half of die	80000h - FFFFh	1	x	512Kb x 16	8Mb
1	0	1	Three-quarters of die	40000h - FFFFh	1	1	768Kb x 16	12Mb
					1	0		
					0	1		
1	0	0	Full die	00000h - FFFFh	x	x	1Mb x 16	16Mb


Low Power ICC Characteristics for N16T1618C2(D1/A1)A

Item	Symbol	Test	Array Partition	Typ	Max	Unit
PAR Mode Standby Current	I_{PAR}	$V_{IN} = V_{CC}$ or 0V, Chip Disabled, $t_A = 85^\circ\text{C}$	1/4 Array		35	uA
			1/2 Array		40	
			3/4 Array		55	
RMS Mode Standby Current	I_{RMSSB}	$V_{IN} = V_{CC}$ or 0V, Chip Disabled, $t_A = 85^\circ\text{C}$	4Mb Device		35	uA
			8Mb Device		40	
			12Mb Device		55	
Deep Sleep Current	I_{ZZ}	$V_{IN} = V_{CC}$ or 0V, Chip in \overline{ZZ} mode, $t_A = 85^\circ\text{C}$			10	uA

Ball Grid Array Packag




TOP VIEW



SIDE VIEW

∅	0.15	Z
∅	0.08	Z



BOTTOM VIEW

1. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER. PARALLEL TO PRIMARY Z.

2. PRIMARY DATUM Z AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

3. A1 BALL PAD CORNER I.D. TO BE MARKED BY INK.

Dimensions (mm)

D	E	e = 0.75				BALL MATRIX TYPE
		SD	SE	J	K	
6±0.10	8±0.10	0.375	0.375	1.125	1.375	FULL

NanoAmp Solutions, Inc.

Ordering Information

N16T1618 XXAZ-85I

CE / ZZ options

C2 = 2 CE Device

D1 = ZZ w/ deep sleep bit disabled

A1 = ZZ w/ deep sleep bit active

Note: Add -T&R following the part number for Tape and Reel. Orders will be considered in tray if not noted.

Revision History

Revision	Date	Change Description
01	10/01/02	Released new 1.8V only datasheet
02	November 2002	Updated for standby and active current specs
03	January 2003	Clarified tCP requirement
04	April 2003	Removed tCP requirement

© 2002, 2003 Nanoamp Solutions, Inc. All rights reserved.

NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this data sheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this data sheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instrument.