

NanoAmp Solutions, Inc. 1982 Zanker Road, San Jose, CA 95112 ph: 408-573-8878, FAX: 408-573-8877 www.nanoamp.com

N16T1630C2B

16Mb Ultra-Low Power Asynchronous CMOS SRAM 1M x 16 bit

Overview

The N16T1630C2B is an integrated memory device containing a low power 16 Mbit SRAM built using a self-refresh DRAM array organized as 1,024,576 words by 16 bits. It is designed to be identical in operation and interface to standard 6T SRAMS. The device is designed for low standby and operating current and includes a power-down feature to automatically enter standby mode. The device operates with two chip enable (CE1 and CE2) controls and output enable (\overline{OE}) to allow for easy memory expansion. Byte controls (UB and LB) allow the upper and lower bytes to be accessed independently and can also be used to deselect the device. The N16T1630C2B is optimal for various applications where low-power is critical such as battery backup and hand-held devices. The device can operate over a very wide temperature range of -40°C to +85°C and is available in JEDEC standard BGA packages compatible with other standard 1Mb x 16 SRAMs.

Features

- Single Wide Power Supply Range 2.7 to 3.6 Volts
- Very low standby current 100µA at 3.0V (Max)
- Very low operating current 2.0mA at 3.0V and 1µs (Typical)
- Simple memory control Dual Chip Enables (CE1 and CE2) Byte control for independent byte operation Output Enable (\overline{OE}) for memory expansion
- · Very fast access time 55ns address access option 35ns OE access time
- · Automatic power down to standby mode
- · TTL compatible three-state output driver
- · Green option for BGA package

Part Number	Package Type	Operating Temperature	Power Supply (Vcc)	Speed	Standby Current (I _{SB}), Max @ 3.0V	Operating Current (Icc), Max
N16T1630C2BZ	48 - BGA	-40°C to +85°C	2.7V - 3.6V	70ns	100 μA	3 mA @ 1MHz
N16T1630C2BZ2	Green 48 - BGA	-40°C to +85°C	2.70 - 3.00	55ns	100 μΑ	

Pin Configuration (Top View)

	1	2	3	4	5	6
А	LB	OE	A ₀	A ₁	A ₂	CE2
В	I/O ₈	UB	A ₃	A ₄	CE1	I/O ₀
С	I/O ₉	I/O ₁₀	A5	A ₆	I/O ₁	I/O ₂
D	\mathbf{v}_{ss}	I/O ₁₁	A ₁₇	A ₇	I/O ₃	v_{cc}
Е	\mathbf{v}_{cc}	I/O ₁₂	NC	A ₁₆	I/O ₄	v _{ss}
F	I/O ₁₄	I/O ₁₃	A ₁₄	A ₁₅	I/O ₅	I/O ₆
G	I/O ₁₅	A ₁₉	A ₁₂	A ₁₃	WE	1/0 ₇
H A ₁₈ A ₈ A ₉ A ₁₀ A ₁₁ NC						NC
48 Ball BGA 6 x 8 mm						

Pin Description


Pin Name	Pin Function
A ₀ -A ₁₉	Address Inputs
WE	Write Enable Input
CE1, CE2	Chip Enable Input
OE	Output Enable Input
LB	Lower Byte Enable Input
UB	Upper Byte Enable Input
I/O ₀ -I/O ₁₅	Data Inputs/Outputs
V _{CC}	Power
V _{SS}	Ground
NC	Not Connected

(DOC#14-02-007 REV F ECN# 01-1103)

www.DataSheet4U.com The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com

Product Family





Functional Description

CE1	CE2	WE	OE	UB	LB	I/O ₀ - I/O ₁₅ ¹	MODE	POWER
Н	Х	Х	Х	Х	Х	High Z	Standby ²	Standby
Х	L	Х	Х	Х	Х	High Z	Standby ²	Standby
L	Н	Х	Х	Н	Н	High Z	Standby	Standby
L	Н	L	Х ³	L^1	L ¹	Data In	Write	Active
L	Н	Н	L	L^1	L ¹	Data Out	Read	Active
L	Н	Н	Н	L^1	L ¹	High Z	Active	Active

1. When $\overline{\text{UB}}$ and $\overline{\text{LB}}$ are in select mode (low), I/O₀ - I/O₁₅ are affected as shown. When $\overline{\text{LB}}$ only is in the select mode only I/O₀ - I/O₇ are affected as shown. When $\overline{\text{UB}}$ is in the select mode only I/O₈ - I/O₁₅ are affected as shown.

2. When the device is in standby mode, control inputs (\overline{WE} , \overline{OE} , \overline{UB} , and \overline{LB}), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

3. When $\overline{\text{WE}}$ is invoked, the $\overline{\text{OE}}$ input is internally disabled and has no effect on the circuit.

Capacitance¹

Item	Symbol	Test Condition	Min	Мах	Unit
Input Capacitance	C _{IN}	V _{IN} = 0V, f = 1 MHz, T _A = 25°C		8	pF
I/O Capacitance	C _{I/O}	V _{IN} = 0V, f = 1 MHz, T _A = 25°C		8	pF

1. These parameters are verified in device characterization and are not 100% tested

Absolute Maximum Ratings¹

Item	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	V _{IN,OUT}	–0.3 to V _{CC} +0.3	V
Voltage on V_{CC} Supply Relative to V_{SS}	V _{CC}	–0.3 to 4.5	V
Power Dissipation	PD	500	mW
Storage Temperature	T _{STG}	–40 to 125	Oo
Operating Temperature	T _A	-40 to +85	°C
Soldering Temperature and Time	T _{SOLDER}	260 ⁰ C, 10sec	Oo

1. Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Characteristics (Over Specified Temperature Range)

Item	Symbol	Test Conditions	Min.	Typ ¹	Мах	Unit
Supply Voltage	V_{CC}		2.7	3.0	3.6	V
Input High Voltage	V_{IH}		2.2		V _{CC} +0.3	V
Input Low Voltage	V _{IL}		-0.3		0.6	V
Output High Voltage	V _{OH}	I _{OH} = -0.2mA	V _{CC} -0.2			V
Output Low Voltage	V _{OL}	I _{OL} = 0.2mA			0.2	V
Input Leakage Current	Ι _{LI}	V_{IN} = 0 to V_{CC}			0.5	μA
Output Leakage Current	I _{LO}	$\overline{OE} = V_{IH}$ or Chip Disabled			0.5	μA
Read/Write Operating Supply Current @ 1 μs Cycle Time ²	I _{CC1}	V _{CC} =3.6 V, V _{IN} =V _{IH} or V _{IL} Chip Enabled, I _{OUT} = 0			5.0	mA
Read/Write Operating Supply Current @ 70 ns Cycle Time ²	I _{CC2}	V _{CC} =3.6 V, V _{IN} =V _{IH} or V _{IL} Chip Enabled, I _{OUT} = 0			25.0	mA
Maximum Standby Current	I _{SB1}	$V_{IN} = V_{CC} \text{ or } 0V$ Chip Disabled $t_A = 85^{\circ}C, V_{CC} = 3.0 V$			100.0	μA


1. Typical values are measured at Vcc=Vcc Typ., T_A=25°C and not 100% tested.

2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

Timing Test Conditions

Item	
Input Pulse Level	0.1V _{CC} to 0.9 V _{CC}
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.5 V _{CC}
Operating Temperature	-40 °C to +85 °C

Output Load Circuit




(DOC#14-02-007 REV F ECN# 01-1103) WWW.DataSheet4U.com The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com.


N16T1630C2B

Timing

	Ormatical		55	-	70	Units	
Item	Symbol	Min.	Max.	Min.	Max.	Units	
Read Cycle Time	t _{RC}	55		70		ns	
Address Access Time	t _{AA}		55		70	ns	
Chip Enable to Valid Output	t _{CO}		55		70	ns	
Output Enable to Valid Output	t _{OE}		30		35	ns	
Byte Select to Valid Output	t _{LB} , t _{UB}		55		70	ns	
Chip Enable to Low-Z output	t _{LZ}	5		5		ns	
Output Enable to Low-Z Output	t _{OLZ}	5		5		ns	
Byte Select to Low-Z Output	t _{BLZ}	5		5		ns	
Chip Disable to High-Z Output	t _{HZ}	0	25	0	25	ns	
Output Disable to High-Z Output	t _{OHZ}	0	25	0	25	ns	
Byte Select Disable to High-Z Output	t _{BHZ}	0	25	0	25	ns	
Output Hold from Address Change	t _{OH}	10		10		ns	
Write Cycle Time	t _{WC}	55		70		ns	
Chip Enable to End of Write	t _{CW}	50		55		ns	
Address Valid to End of Write	t _{AW}	50		55		ns	
Byte Select to End of Write	t _{BW}	50		55		ns	
Write Pulse Width	t _{WP}	50		55		ns	
Address Setup Time	t _{AS}	0		0		ns	
Write Recovery Time	t _{WR}	0		0		ns	
Write to High-Z Output	t _{WHZ}		25		25	ns	
Data to Write Time Overlap	t _{DW}	25		25		ns	
Data Hold from Write Time	t _{DH}	0		0		ns	
End Write to Low-Z Output	t _{OW}	5		5		ns	



Timing Waveform of Read Cycle (WE=VIH)




(DOC#14-02-007 REV F ECN# 01-1103) WWW.DataSheet4U.com The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com.

Data In

Data Out





(DOC#14-02-007 REV F ECN# 01-1103)


t_{LZ}

The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com.

 t_{WHZ}


Data Valid

High-Z



Dimensions (mm)

D	Е		e =	BALL MATRIX		
ם	L	SD	SE	J	к	TYPE
6±0.10	8±0.10	0.375	0.375	1.125	1.375	FULL



Revision History

Revision	Date	Change Description
A	January 2003	Initial Preliminary Release
В	August 2003	Corrected typo for loh and lol Increased Isb to 100uA at 3V
С	September 2003	Add test conditions
D	March 2004	Remove TSOP Package
E	August 2004	Changed ball(E3) from Vss to NC
F January 2005		Added Green package offering

© 2004, 2005 NanoAmp Solutions, Inc. All rights reserved.

NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this data sheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this data sheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instruments.