TFT LCD Tentative Specification

MODEL NO.: N184H3 - L01

Customer :	
Approved by :	
Note:	

記錄	工作	審核	角色	投票
2009-03-06 12:48:14 CST	PMMD III Director	annie_hsu(徐凡琇 /56522 / 54873)	Director	Accept

②

- CONTENTS -

REVISION HISTORY	 3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT UNIT	5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT	7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE 4.2 BACKLIGHT UNIT	11
5. INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL 5.4 COLOR DATA INPUT ASSIGNMENT 5.5 EDID CODE DATA STRUCTURE	12
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE	 18
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	 20
8. PRECAUTIONS 8.1 ASSEMBLY AND HANDLING PRECAUTIONS 8.2 SAFETY PRECAUTIONS	 24
9. PACKING 9.1 CARTON 9.2 PALLET	 25
10. DEFINITION OF LABELS 10.1 CMO MODULE LABEL 10.2 CMO CARTON LABEL	 27



REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver. 0.0	Feb. 27, '09	All	All	Tentative Specification was first issued.

1. GENERAL DESCRIPTION

1.1 OVERVIEW

N184H3 - L01 is a 18.47" TFT Liquid Crystal Display module with Single CCFL Backlight unit and 30 pins LVDS interface. This module supports 1920 x 1080 Full HD mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction. The inverter module for Backlight is not built in.

1.2 FEATURES

- Full HD (1920 x 1080 pixels) resolution
- DE only mode
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 2 pixel/clock
- 1 CCFL

1.3 APPLICATION

- TFT LCD Notebook

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	408.96 (H) x 230.04 (V) (18.4" diagonal)	mm	(1)
Bezel Opening Area	413.11(H) x 234.24(V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.213 (H) x 0.213 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), Anti-Glare Type	-	-

1.5 MECHANICAL SPECIFICATIONS

It	em	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	422	422.5	423	mm	
Module Size	Vertical (V)	247.5	248	248.5	mm	(1)
	Depth (D)		6.2	6.5	mm	
We	eight		750	765	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.


2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit	Note		
item	Symbol	Min.	Max.	Offic	Note	
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	
Shock (Non-Operating)	S _{NOP}	-	220/2	G/ms	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	-	1.5	G	(4), (5)	


- Note (1) (a) 90 %RH Max. (Ta \leq 40 °C).
 - (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
 - (c) No condensation.
- Note (2) The temperature of panel display surface area should be 0 °C Min. and 60 °C Max.

Relative Humidity (%RH)



- Note (3) 1 time for $\pm X$, $\pm Y$, $\pm Z$. for Condition (220G / 2ms) is half Sine Wave,.
- Note (4) 10 ~ 500 Hz, 30 min/cycle,1cycles for each X, Y, Z axis.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

 The fixing condition is shown as below:



2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

		Va	lue		
Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	V _{cc}	-0.3	+4.0	V	(1)
Logic Input Voltage	V_{IN}	-0.3	V _{CC} +0.3	V	(1)

2.2.2 BACKLIGHT UNIT

Item	Symbol	Va	lue	Unit	Note
item	Symbol Min.		Max.	Offic	Note
Lamp Voltage	V_L	-	2.5K	V_{RMS}	(1) , (2) , $I_L = 6.0 \text{ mA}$
Lamp Current	IL	2.0	7.0	mA _{RMS}	(1), (2)
Lamp Frequency	F_L	45	80	KHz	(1), (2)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for lamp (Refer to 3.2 for further information).

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Paramet	Parameter			Value	Unit	Note		
r arameter		Symbol	Min.	Тур.	Max.	Offic	Note	
Power Supply Voltage		Vcc	3.0	3.3	3.6	V	-	
Ripple Voltage		V_{RP}	-	50	-	mV	-	
Rush Current		I _{RUSH}	-		1.5	Α	(2)	
Initial Stage Current		I _{IS}			1.0	Α	(2)	
Power Supply Current	White	Lcc	•	390	420	mA	(3)a	
Fower Supply Current	Black		-	570	640	mA	(3)b	
LVDS Differential Input H	High Threshold	V _{TH(LVDS)}	+100	-	-	mV	(5), V _{CM} =1.2V	
LVDS Differential Input Low Threshold		V _{TL(LVDS)}	-	-	-100	mV	(5), V _{CM} =1.2V	
LVDS Common Mode Voltage		V_{CM}	1.125	-	1.375	V	(5)	
LVDS Differential Input Voltage		V _{ID}	100	-	600	mV	(5)	
Terminating Resistor		R_T	•	100	- 1	Ohm		
Power per EBL WG		P _{EBL}	-	4.3	-	W	(4)	


Note (1) The module should be always operated within above ranges.

Note (2) I_{RUSH} : the maximum current when VCC is rising


 $\ensuremath{I_{\text{IS}}}\xspace$ the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.






Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 \pm 2 °C, f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.



- Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input power. Test conditions are as follows.
 - (a) Vcc = 3.3 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, $f_v = 60 \,\text{Hz}$,
 - (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
 - (c) Luminance: 60 nits.
 - (d) The inverter used is provided from Sumida. Please contact them for detail information. CMO doesn't provide the inverter in this product.

Note (5) The parameters of LVDS signals are defined as the following figures.




Model No.: N184H3 - L01

3.2 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Symbol		Value	Linit	Note	
Syllibol	Min.	Тур.	Max.	Offic	Note
V_L	_	820	_	V_{RMS}	$I_{L} = 6.0 \text{ mA}$
Г.	_	6.0	_	mA _{RMS}	(1)
Vs	_	_	1860 (0℃)	V_{RMS}	(2)
	_	_	1690 (25°C)	V_{RMS}	(2)
F∟	50	_	80	KHz	(3)
L_BL	15000	_	_	Hrs	(4)
P_L	_	4.92	_	W	(5) , $I_L = 6.0 \text{ mA}$
	I _L V _S F _L L _{BL}	V _L — — — — — — — — — — — — — — — — — — —			

Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:




- Note (2) The voltage that must be larger than Vs should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may generate interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The lifetime of lamp is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 °C and I_L = $6.0 \text{ mA}_{\text{RMS}}$ until one of the following events occurs:
 - (a) When the brightness becomes \leq 50% of its original value.
 - (b) When the effective ignition length becomes \leq 80% of its original value. (The effective ignition length is a scope that luminance is over 70% of that at the center point.)
- Note (5) $P_L = I_L \times V_L$
- Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid generating too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module

should be operated in the same manners when it is installed in your instrument.

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current.

- a. The asymmetry rate of the inverter waveform should be 10% below;
- b. The distortion rate of the waveform should be within $\sqrt{2 \pm 10\%}$;
- c. The ideal sine wave form shall be symmetric in positive and negative polarities.



* Asymmetry rate:


$$\mid$$
 I $_{p}$ $-$ I $_{-p}$ \mid / I $_{rms}$ * 100%

* Distortion rate


I
$$_{p}$$
 (or I $_{-p}$) / I $_{rms}$

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE



4.2 BACKLIGHT UNIT



5. INPUT TERMINAL PIN ASSIGNMENT


5.1 TFT LCD MODULE

Pin	Symbol	Description	Polarity	Remark
1	Vss	Ground		
2	Vcc	Power Supply +3.3 V (typical)		
3	Vcc	Power Supply +3.3 V (typical)		
4	V_{EDID}	DDC 3.3V Power		
5	NC	Non connection		
6	CLK _{EDID}	DDC Clock		
7	DATA _{EDID}	DDC Data		
8	RXO0-	LVDS Differential Data Input (Odd)	Negative	
9	RXO0+	LVDS Differential Data Input (Odd)	Positive	
10	Vss	Ground		
11	RXO1-	LVDS Differential Data Input (Odd)	Negative	
12	RXO1+	LVDS Differential Data Input (Odd)	Positive	
13	Vss	Ground		
14	RXO2-	LVDS Differential Data Input (Odd)	Negative	
15	RXO2+	LVDS Differential Data Input (Odd)	Positive	
16	Vss	Ground		
17	RXOC-	LVDS Clock Data Input (Odd)	Negative	
18	RXOC+	LVDS Clock Data Input (Odd)	Positive	
19	Vss	Ground		
20	RxE0-	LVDS Differential Data Input (Even)	Negative	
21	RxE0+	LVDS Differential Data Input (Even)	Positive	
22	Vss	Ground		
23	RxE1-	LVDS Differential Data Input (Even)	Negative	
24	RxE1+	LVDS Differential Data Input (Even)	Positive	
25	Vss	Ground		
26	RxE2-	LVDS Differential Data Input (Even)	Negative	
27	RxE2+	LVDS Differential Data Input (Even)	Positive	
28	Vss	Ground		
29	RXEC-	LVDS Clock Data Input (Even)	Negative	
30	RXEC+	LVDS Clock Data Input (Even)	Positive	

Note (1) Connector Part No.: JAE-FI-XB30SRL-HF11 or equivalent

Note (2) User's connector Part No: JAE-FI-X30C2L or equivalent

Note (3) The first pixel is odd as shown in the following figure.




5.2 BACKLIGHT UNIT


Pin	Symbol	Description	Color
1	HV	High Voltage	Red
2	LV	Ground	White

Note (1) Connector Part No.: JST BHSR-02VS-1 or equivalent

Note (2) User's connector Part No.: JST-SM02B-BHSS-1-TB or equivalent

5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL





5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

			Data Signal																
Color				R		1	1	Green				Blue							
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	: -	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	i.	: [•	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	·			:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:):	:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0 <	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	<u>:</u>	:			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1 1	1	l 1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



5.5 EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #	Byte #	Field Name and Comments	Value	Value
(decimal)	(hex)	I IGU IVAITE ATU COMMENTS	(hex)	(binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CMO")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AF	10101111
10	0A	ID product code (N184H3-L01)	05	00000101
11	0B	ID product code (hex LSB first; N184H3-L01)	18	00011000
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	28	00101000
17	11	Year of manufacture (fixed year code)	12	00010010
18	12	EDID structure version # ("1")	01	0000000
19	13	EDID revision # ("3")	03	00000011
20	14	Video I/P definition ("digital")	80	10000000
21	15	Max H image size ("40.896cm")	29	0010100
22	16	Max V image size ("23.004cm")	17	00010111
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("Active off, RGB Color")	0A	00001010
25	19	Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0	B5	10110101
26	1A	Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0	A5	1010010
27	1B	Rx=0.635	A2	10100010
28	1C	Ry=0.331	54	01010100
29	1D	Gx=0.306	4E	01001110
30	1E	Gy=0.567	91	1001000
31	1F	Bx=0.154	27	00100111
32	20	By=0.080	14	00010100
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	0000000
39	27	Standard timing ID # 1	01	0000000
40	28	Standard timing ID # 2	01	0000000
41	29	Standard timing ID # 2	01	0000000



Model No.: N184H3 - L01

٦	Гer	ıtat	tive
---	-----	------	------

(hex) 2A	Standard timing ID # 3	(hex)	(binary)
2/\	IStandard timing II) # 3	01	00000001
2B	Standard timing ID # 3	01	00000001
2C	Standard timing ID # 4	01	00000001
	· · · · · · · · · · · · · · · · · · ·	+	00000001
	-	+	0000000
	•		0000000
	-	_	0000000
	-		0000000
	· · · · · · · · · · · · · · · · · · ·		0000000
	<u> </u>		0000000
	•		0000000
	-		
35		UI	0000000
36	According to VESA CVT Rev1.1)	29	0010100
37	# 1 Pixel clock (hex LSB first)	36	00110110
38	# 1 H active ("1920")	80	10000000
39	# 1 H blank ("160")	A0	10100000
3A	# 1 H active : H blank ("1920 : 160")	70	01110000
3B	# 1 V active ("1080")	38	00111000
3C	# 1 V blank ("31")	1F	00011111
3D	# 1 V active : V blank ("1080 :31")	40	01000000
3E	# 1 H sync offset ("48")	30	00110000
3F	·	20	00100000
40		35	0011010
41	# 1 H sync offset : H sync pulse width : V sync offset : V sync	00	00000000
	, ,	98	10011000
			11100110
		+	00010000
			00000000
	3 /	+	00000000
	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol	18	00011000
		00	0000000
	· ·		00000000
			00000000
	# 2 FE (hex) defines ASCII string (Model Name "N184H3-L01",	FE	11111110
	,	00	00000000
	 	+	01001110
	, ,	+	0011000
	` '		00111000
	· /		00111000
	` ,		0100100
	, ,	+	0011001
	` '		0011001
53 54	# 2 7th character of name ("-") # 2 8th character of name ("L")	4C	0100110
	37 38 39 3A 3B 3C 3D 3E 3F	2E Standard timing ID # 5 2F Standard timing ID # 5 30 Standard timing ID # 6 31 Standard timing ID # 7 33 Standard timing ID # 7 34 Standard timing ID # 8 35 Standard timing ID # 8 36 Detailed timing ID # 8 37 # 1 Pixel clock ("138.65MHz", According to VESA CVT Rev1.1) 38 # 1 H active ("1920") 39 # 1 H blank ("160") 30 # 1 V active ("1080") 31 # 1 V active ("1080") 32 # 1 H sync offset ("48") 35 # 1 H sync offset ("48") 36 # 1 V sync offset: U sync pulse width ("3 : 5") 40 # 1 V sync offset: U sync pulse width ("3 : 5") 41 # 1 H image size ("230 mm") 42 # 1 H image size ("230 mm") 43 # 1 V image size ("230 mm") 44 # 1 H image size ("0") 45 # 1 V boarder ("0") 46 # 1 V boarder ("0") 47 Negatives 48 Detailed timing description # 2 49 # 2 Flag 4A # 2 Reserved 4D # 2 1st character of name ("1") 4E # 2 3rd character of name ("4") 51 # 2 5th character of name ("4") 52 # 2 6th character of name ("4") 53 # 2 7th character of name ("4") 54 # 2 £ 6th character of name ("4") 55 # 2 6th character of name ("4") 51 # 2 5th character of name ("4") 52 # 2 6th character of name ("4") 53 # 2 7th character of name ("4") 54 # 2 5th character of name ("4") 55 # 2 6th character of name ("4") 56 # 2 7th character of name ("4") 57 # 2 7th character of name ("4") 58 # 2 7th character of name ("4")	2E Standard timing ID # 5 01 2F Standard timing ID # 6 01 30 Standard timing ID # 6 01 31 Standard timing ID # 7 01 32 Standard timing ID # 7 01 34 Standard timing ID # 8 01 35 Standard timing ID # 8 01 36 According to VESA CVT Rev1.1) 29 36 According to VESA CVT Rev1.1) 36 37 # 1 Pixel clock (hex LSB first) 36 38 # 1 H active ("1920") 80 39 # 1 H blank ("160") A0 3A # 1 H active : H blank ("1920 : 160") 70 3B # 1 V active : V blank ("1920 : 160") 38 3C # 1 V blank ("31") 40 3E # 1 H sync offset : V sync visit ("32") 40 4B * 1 H sync offset ("48") 30 3F # 1 H sync offset : V sync pulse width ("3 : 5") 35 # 1 H sync offset : V sync pulse width ("3 : 5") 35 # 1 H sync offset : V sync pulse width ("48 :



Model No.: N184H3 - L01

Tentative

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
85	55	# 2 9th character of name ("0")	30	00110000
86	56	# 2 9th character of name ("1")	31	00110001
87	57	# 2 New line character indicates end of ASCII string	0A	00001010
88	58	# 2 Padding with "Blank" character	20	00100000
89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 FE (hex) defines ASCII string (Vendor "CMO", ASCII)	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 1st character of string ("C")	43	01000011
96	60	# 3 2nd character of string ("M")	4D	01001101
97	61	# 3 3rd character of string ("O")	4F	01001111
98	62	# 3 New line character indicates end of ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	#4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 FE (hex) defines ASCII string (Model Name"N184H3-L01", ASCII)	FE	11111110
112	70	#4 Flag	00	00000000
113	71	# 4 1st character of name ("N")	4E	01001110
114	72	# 4 2nd character of name ("1")	31	00110001
115	73	# 4 3rd character of name ("8")	38	00111000
116	74	# 4 4th character of name ("4")	34	00110100
117	75	# 4 5th character of name ("H")	48	01001000
118	76	# 4 6th character of name ("3")	33	00110011
119	77	# 4 7th character of name ("-")	2D	00101101
120	78	# 4 8th character of name ("L")	4C	01001100
121	79	# 4 9th character of name ("0")	30	00110000
122	7A	# 4 9th character of name ("1")	31	00110001
123	7B	# 4 New line character indicates end of ASCII string	0A	00001010
124	7C	# 4 Padding with "Blank" character	20	00100000
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	C7	11000111

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	62	69.25	72.7	MHz	(2)
	Vertical Total Time	TV	1082	1111	1350	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	31	TV-TVD	TH	
DE	Horizontal Total Time	TH	980	1040	1300	Tc	(2)
	Horizontal Active Display Period	THD	960	960	960	Tc	(2)
	Horizontal Active Blanking Period	THB	TH-THD	80	TH-THD	Tc	(2)


Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored.

(2) 2 channels LVDS input.

INPUT SIGNAL TIMING DIAGRAM



6.2 POWER ON/OFF SEQUENCE



Timing Specifications:

 $0.5 \leq t1 \leq 10 \text{ ms}$

 $0 \le t2 \le 50 \text{ ms}$

 $0\ \le t3 \le\ 50\ ms$

 $t4 \ge 500 \text{ ms}$

 $t5 \ge 200 \text{ ms}$

 $t6 \geq 200 \ ms$

- Note (1) Please follow the power on/off sequence described above. Otherwise, the LCD module might be damaged.
- Note (2) Please avoid floating state of interface signal at invalid period. When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.
- Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the interface signal is valid. The Backlight inverter power must be turned off before the power supply for the logic and the interface signal is invalid.
- Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To avoid this phenomenon, we suggest that the Vcc falling time is better to follow 1ms≤t7≤10 ms.



7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS


Item	Symbol	Value	Unit			
Ambient Temperature	Та	25±2	°C			
Ambient Humidity	Ha	50±10	%RH			
Supply Voltage	V _{CC}	3.3	V			
Input Signal	According to typical value	alue in "3. ELECTRICAL (CHARACTERISTICS"			
Inverter Current	IL	6.0	mA			
Inverter Driving Frequency	F _L	55	KHz			
Inverter	Darfon-VK.121164.101					

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (5).

Iter	n	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
	Red	Rx			0.635			
Contrast Ratio Response Time White Variation Viewing Angle		Ry			0.331			
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0.567			(1), (5)				
Cilionialicity	Blue	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						
	Diue	Ву	CS-1000T		0.080			
	White	Wx			0.313			
		Wy			0.329			
Average Lumina	nce of White	L _{AVE}		180	200		cd/m ²	(4), (5)
Contrast Ratio		CR		500	600		-	(2), (5)
Response Time		T_R	Δ -0° Δ0°		2	8	ms	(3)
response fille		T_F	θ _x =υ , θγ =υ		6	12	ms	(3)
White Variation		δW	θ_{x} =0°, θ_{Y} =0°		1.25	1.40	-	(5), (6)
	Horizontal	θ_x +		40	45			
Viowing Anglo	Tionzoniai	θ _x -	CD > 10	40	45		Dog	(1) (5)
Viewing Angle	Vertical	θ_Y +	OIX \leq 10	15	20		Deg.	(1), (5)
	vertical	θ _Y -		40	45			

Note (1) Definition of Viewing Angle (θx , θy):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



Note (4) Definition of Average Luminance of White (L_{AVE}):


Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (6)

Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

 $\delta W = \{ Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)] \}$

Horizontal Line



8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) To assemble or install module into user's system can be only in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) It's not permitted to have pressure or impulse on the module because the LCD panel and Backlight will be damaged.
- (4) Always follow the correct power sequence when LCD module is connecting and operating. This can prevent damage to the CMOS LSI chips during latch-up.
- (5) Do not pull the I/F connector in or out while the module is operating.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) It is dangerous that moisture come into or contacted the LCD module, because moisture may damage LCD module when it is operating.
- (9) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (10) When ambient temperature is lower than 10°C may reduce the display quality. For example, the response time will become slowly, and the starting voltage of CCFL will be higher than room temperature.

8.2 SAFETY PRECAUTIONS


- (1) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

Model No.: N184H3 - L01

9. PACKING

9.1 CARTON

Box Dimensions : 511(L)*420(W)*360(H) Weight: Approx. 13.5kg(15 module .per. 1 box)







Figure. 9-1 Packing method

Model No.: N184H3 - L01

9.2 PALLET





Air Transportation




Figure. 9-2 Packing method



10. DEFINITION OF LABELS

10.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N184H3 L01
- (b) Revision: Rev. XX, for example: A1, ..., C1, C2 ...etc.
- (c) Serial ID: XXXXXXXYMDXNNN

 Serial No.

 CMO Internal Use

 Year, Month, Date

 CMO Internal Use

 Revision

 CMO Internal Use
- (d) Production Location: MADE IN XXXX. XXXX stands for production location.
- (e) UL logo: LEOO especially stands for panel manufactured by CMO NingBo satisfying UL requirement. The panel without LEOO mark stands for manufactured by CMO Taiwan satisfying UL requirement.

Serial ID includes the information as below:

(a) Manufactured Date: Year: 1~9, for 2001~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product



10.2 CMO CARTON LABEL



(a) Production location: Made In XXXX. XXXX stands for production location.

