670 North McCarthy Blvd. Suite 220, Milpitas, CA 95035 ph: 408-935-7777, FAX: 408-935-7770 www.nanoamp.com

# 32Mb Ultra-Low Power Asynchronous CMOS Pseudo SRAM

w/ Page Mode Operation (2M x 16 bit)

#### Overview

The N32T1630C1C is an integrated memory device containing a 32 Mbit SRAM built using a self-refresh DRAM array organized as 2,097,152 words by 16 bits. The device is designed and fabricated using NanoAmp's advanced CMOS technology to provide both high-speed performance and ultra-low power. It is designed to be identical in operation and interface to standard 6T SRAMS. Byte controls ( $\overline{UB}$  and  $\overline{LB}$ ) allow the upper and lower bytes to be accessed independently and can also be used to deselect the device. The N32T1630C1C offers a very high speed page mode operation for improved performance and operating power savings. The device is optimal for various applications where low-power is critical such as battery backup and hand-held devices. Also included are several power savings modes: a deep sleep mode and partial array refresh mode where data is retained in a portion of the array. The device can operate over a very wide temperature range of -25°C to +85°C and is available in a JEDEC standard VFRBGA package compatible with other standard 2Mb x 16 SRAMs.

#### **Features**

- Dual voltage for Optimum Performance:
   VccQ 2.7 to 3.6 Volts
   Vcc 2.7 to 3.6 Volts (Vcc ≤ VccQ)
- Fast random access time 70ns at 2.7V
- Very fast page mode access time 25ns page cycle and access
- Very low standby current 80µA V (Typical)
- Very low operating current 1.0mA at 1µs (Typical)
- Simple memory control
   Byte control for independent byte operation
   Output Enable (OE) for memory expansion
- Automatic power down to standby mode
- PAR and RMS power saving modes
- · Deep sleep option
- TTL compatible three-state output driver

## **Product Family**

Part Number	Package Type	Operating Temperature	Power Supply	Speed	Standby Current (I <sub>SB</sub> ), Max	Operating Current (Icc), Max
N32T1630C1CZ	48-VFRBGA	-25°C to +85°C	2.7V - 3.6V (V <sub>CC</sub> )	70ns	135 μΑ @ 3.3V	3 mA @ 1MHz


# **Pin Configuration (Top View)**

	1	2	3	4	5	6
Α	lВ	OE	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	ZZ
В	I/O <sub>8</sub>	UB	<b>A</b> <sub>3</sub>	A <sub>4</sub>	CE	I/O <sub>0</sub>
С	I/O <sub>9</sub>	I/O <sub>10</sub>	A <sub>5</sub>	A <sub>6</sub>	I/O <sub>1</sub>	I/O <sub>2</sub>
D	V <sub>SSQ</sub>	I/O <sub>11</sub>	A <sub>17</sub>	A <sub>7</sub>	I/O <sub>3</sub>	Vcc
Ε	V <sub>CCQ</sub>	I/O <sub>12</sub>	DNU/ VSS	A <sub>16</sub>	I/O <sub>4</sub>	V <sub>SS</sub>
F	I/O <sub>14</sub>	I/O <sub>13</sub>	A <sub>14</sub>	A <sub>15</sub>	I/O <sub>5</sub>	I/O <sub>6</sub>
G	I/O <sub>15</sub>	A <sub>19</sub>	A <sub>12</sub>	A <sub>13</sub>	WE	I/O <sub>7</sub>
Н	A <sub>18</sub>	A <sub>8</sub>	A <sub>9</sub>	A <sub>10</sub>	A <sub>11</sub>	A <sub>20</sub>

48 Ball VFRBGA 6 x 8 mm

## **Pin Descriptions**

Pin Name	Pin Function
A <sub>0</sub> -A <sub>20</sub>	Address Inputs
WE	Write Enable Input
CE	Chip Enable Input
ŌE	Output Enable Input
UB,LB	Byte Enable Inputs
ZZ	Deep Sleep Input
I/O <sub>0</sub> -I/O <sub>15</sub>	Data Inputs/Outputs
V <sub>CC</sub>	Core Power
V <sub>CCQ</sub>	I/O Power
V <sub>SS</sub>	Ground
$V_{SSQ}$	I/O Ground
DNU	Do Not Use



#### **Functional Description**

CE	ZZ	WE	ŌĒ	UB	LB	I/O <sub>0</sub> - I/O <sub>15</sub> <sup>1</sup>	MODE	POWER	
Н	Н	Х	Χ	Χ	Х	High Z	Standby <sup>2</sup>	Standby	
Х	Н	Χ	Χ	Н	Н	High Z	Standby <sup>2</sup>	Standby	
L	Н	L	X <sup>3</sup>	L <sup>1</sup>	L <sup>1</sup>	Data In	Write	Active	
L	Н	Н	L	L <sup>1</sup>	L <sup>1</sup>	Data Out	Read	Active	
L	Н	Н	Н	L	L	High Z	Active	Active	
Х	L	Х	Х	Х	Х	High Z	Deep Sleep	Deep Sleep	

<sup>1.</sup> When  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  are in select mode (low), I/O $_0$  - I/O $_{15}$  are affected as shown. When  $\overline{\text{LB}}$  only is in the select mode only I/O $_0$  - I/O $_7$  are affected as shown. When  $\overline{\text{UB}}$  is in the select mode only I/O $_8$  - I/O $_{15}$  are affected as shown.

# Capacitance<sup>1</sup>

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V, f = 1 MHz, T <sub>A</sub> = 25°C		6	pF
I/O Capacitance	C <sub>I/O</sub>	V <sub>IN</sub> = 0V, f = 1 MHz, T <sub>A</sub> = 25°C		8	pF

<sup>1.</sup> These parameters are verified in device characterization and are not 100% tested

<sup>2.</sup> When the device is in standby mode, control inputs ( $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ ,  $\overline{\text{UB}}$ , and  $\overline{\text{LB}}$ ), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

<sup>3.</sup> When  $\overline{\text{WE}}$  is invoked, the  $\overline{\text{OE}}$  input is internally disabled and has no effect on the circuit.

# Absolute Maximum Ratings<sup>1</sup>

Item	Symbol	Rating	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN,OUT</sub>	-0.2 to V <sub>CCQ</sub> +0.3	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	V <sub>CC</sub>	-0.2 to 4.0	V
Power Dissipation	$P_{D}$	500	mW
Storage Temperature	T <sub>STG</sub>	-55 to 125	°C
Operating Temperature	T <sub>A</sub> -25 to +85		°C
Soldering Temperature and Time	T <sub>SOLDER</sub>	240°C, 10sec(Lead Only)	°C

<sup>1.</sup> Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **Operating Characteristics (Over Specified Temperature Range)**

Item	Symbol	Test Conditions	Min.	Typ <sup>1</sup>	Max	Unit
Supply Voltage	V <sub>CC</sub>		2.7	3.0	3.6	V
Supply Voltage for I/O	$V_{CCQ}$	$V_{CC} = V_{CCQ}$ (Note 4)	2.7	3.0	3.6	V
Input High Voltage	$V_{IH}$		0.8V <sub>CCQ</sub>		V <sub>CCQ</sub> +0.2	V
Input Low Voltage	$V_{IL}$		-0.2		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = 0.2mA	0.8VccQ			V
Output Low Voltage	$V_{OL}$	I <sub>OL</sub> = -0.2mA			0.2	V
Input Leakage Current	ILI	$V_{IN} = 0$ to $V_{CC}$			0.5	μΑ
Output Leakage Current	$I_{LO}$	OE = V <sub>IH</sub> or Chip Disabled			0.5	μА
Read/Write Operating Supply Current @ 1 µs Cycle Time <sup>2</sup>	I <sub>CC1</sub>	$V_{CC}$ = 3.3V, $V_{IN}$ =CMOS levels- Chip Enabled, $I_{OUT}$ = 0			3.0	mA
Read/Write Operating Supply Current @ 70 ns Cycle Time <sup>2</sup>	I <sub>CC2</sub>	$V_{CC}$ = 3.3V, $V_{IN}$ =CMOS levels Chip Enabled, $I_{OUT}$ = 0			25.0	mA
Maximum Standby Current <sup>3</sup>	I <sub>SB1</sub>	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> =CMOS levels Chip Disabled		80	135.0	μΑ


<sup>1.</sup> Typical values are measured at Vcc=Vcc Typ.,  $T_A$ =25°C and not 100% tested.

<sup>2.</sup> This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

<sup>3.</sup> This device assumes a standby mode if the chip is disabled (either  $\overline{\text{CE}}$  high or both  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  high). In order to achieve low standby current all inputs must be within 0.2V of either VCC or VSS


<sup>4.</sup> During testing, Vcc = VccQ.

# **Power Up Initialization Timing**



The device will require 100  $\mu s$  to complete its self-initialization process. During the initialization period, CE# pin should remain HIGH.


# FIGURE 1: Output Load Circuit





# **Timing**

Mana.	O mark al	70	70ns		
Item	Symbol	Min.	Max.	Units	
Read Cycle Time	t <sub>RC</sub>	70		ns	
Address Access Time	t <sub>AA</sub>		70	ns	
Page Mode Read Cycle Time	t <sub>PC</sub>	25	20000	ns	
Page Mode Access Time	t <sub>PA</sub>		25	ns	
Chip Enable to Valid Output	t <sub>co</sub>		70	ns	
Output Enable to Valid Output	t <sub>OE</sub>		20	ns	
Byte Select to Valid Output	t <sub>LB</sub> , t <sub>UB</sub>		70	ns	
Chip Enable to Low-Z output	t <sub>LZ</sub>	10		ns	
Output Enable to Low-Z Output	t <sub>OLZ</sub>	5		ns	
Byte Select to Low-Z Output	t <sub>LBZ</sub> , t <sub>UBZ</sub>	10		ns	
Chip Disable to High-Z Output	t <sub>HZ</sub>	0	20	ns	
Output Disable to High-Z Output	t <sub>OHZ</sub>	0	20	ns	
Byte Select Disable to High-Z Output	t <sub>LBHZ</sub> , t <sub>UBHZ</sub>	0	20	ns	
Output Hold from Address Change	t <sub>OH</sub>	5		ns	
Write Cycle Time	t <sub>wc</sub>	70		ns	
Page Mode Write Cycle Time	t <sub>PWC</sub>	25	20000	ns	
Chip Enable to End of Write	t <sub>CW</sub>	60		ns	
Address Valid to End of Write	t <sub>AW</sub>	60		ns	
Byte Select to End of Write	t <sub>LBW</sub> , t <sub>UBW</sub>	60		ns	
Write Pulse Width	t <sub>WP</sub>	55	20000	ns	
Address Setup Time	t <sub>AS</sub>	0		ns	
Write Recovery Time	t <sub>WR</sub>	0		ns	
Write to High-Z Output	t <sub>WHZ</sub>		20	ns	
Data to Write Time Overlap	t <sub>DW</sub>	25		ns	
Page Mode Data to Write Time Overlap	t <sub>PDW</sub>	20		ns	
Data Hold from Write Time	t <sub>DH</sub>	0		ns	
Page Mode Data Hold from Write Time	t <sub>PDH</sub>	0		ns	
End Write to Low-Z Output	tow	5		ns	
CE Precharge	t <sub>CP</sub>	10		ns	
Maximum Page Mode Cycle	t <sub>PGMAX</sub>		20000	ns	

# Timing of Read Cycle ( $\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ ) $t_{RC}$ Address $t_{AA}$ $t_{OH}$ Data Valid Previous Data Valid Data Out Timing Waveform of Read Cycle (WE=V<sub>IH</sub>) $t_{RC}$ Address $t_{AA}$ $t_{HZ}$ CE $t_{CO}$ $t_{OHZ}$ toE ŌE t<sub>OLZ</sub> t<sub>LB</sub>, t<sub>UB</sub> <sub>2</sub> LB, UB $t_{LBLZ,}\,t_{UBLZ}$ $t_{LBHZ,}\,t_{UBHZ}$ High-Z Data Valid Data Out







#### **Power Savings Modes**

The N32T1630C1C has several power savings modes and the three modes are:

Reduced Memory Size

Partial Array Refresh

Deep Sleep Mode

The operation of the power saving modes is controlled by setting the Variable Address Register (VAR). This VAR is shown in Figure 8 and is used to enable/disable the various low power modes. The VAR is set by using the timings defined in figure 9. The register must be set in less then 1us after  $\overline{ZZ}$  is enabled low.

#### 1) Reduced Memory Size (RMS)

In this mode of operation, the 32Mb PSRAM can be operated as a 8Mb or 16Mb device. The mode and array size are determined by the settings in the VA register. The VA register is set according to the timings of Figure 9 and the bit setting of Table 12. The RMS mode is enabled at the time of ZZ transitioning high and the mode remains active until the register is updated. To return to the full 32Mb address space, the VA register must be reset using the previously defined procedures.

#### 2) Partial Array Refresh (PAR)

In this mode of operation, the internal refresh operation can be restricted to a 8Mb or 16Mb portion of the array. The mode and array partition to be refreshed are determined by the settings in the VAR register. The  $\overline{VAR}$  register is set according to the timings of Figure 9 and the bit settings of Table 11. In this mode, when  $\overline{ZZ}$  is taken low, only the portion of the array that is set in the register is refreshed. The operating mode is only available during standby time and once  $\overline{ZZ}$  is returned high, the device resumes full array refresh. All future PAR cycles will use the contents of the VA register. To change the address space of the PAR mode, the VA register must be reset using the previously defined procedures.


There are two different device versions that have different default settings for the PAR mode.

In the first version, the default state for the  $\overline{ZZ}$  enable/disable register will be  $\overline{ZZ}$  enabled where  $\overline{ZZ}$  low will initiate a deep sleep mode after 1us. This device is referred to as Deep Sleep Active, or DSA device. In the second version, the default state for the  $\overline{ZZ}$  register will be such that  $\overline{ZZ}$  low will put the device into PAR mode after 1us and never initiate a deep sleep mode unless appropriate register is updated. This device is referred to as Deep Sleep Inactive, or DSI device. In either device, once the SRAM enters Deep Sleep Mode, the VAR contents are destroyed and the default register settings are reset.

#### 3) Deep Sleep Mode

In this mode of operation, the internal refresh is turned off and all data integrity of the array is lost. Deep Sleep is entered by bringing  $\overline{ZZ}$  low. After 1 us, if the VAR register corresponding to A4 is not set to Deep Sleep Disabled, the device will enter Deep Sleep Mode. The device will remain in this mode as long as  $\overline{ZZ}$  remains low.





#### FIGURE 3: Variable Address Register (VAR) Update Timings





FIGURE 4: Deep Sleep Mode - Entry/Exit Timings



# Table 1: VAR Update and Deep Sleep Timings

Item	Symbol	Min	Max	Unit
PAR and RMS ZZ low to WE low	t <sub>zzwe</sub>		1000	ns
Chip (CE, UB/LB) deselect to ZZ low	t <sub>cdzz</sub>	0		ns
Deep Sleep Mode	t <sub>zzmin</sub>	10		us
Deep Sleep Recovery	t <sub>r</sub>	200		us

# TABLE 2: Address Patterns for PAR (A3 = 0, A4 = 1)


A2	A1	A0	Active Section	Address space	Size	Density
0	1	1	One-quarter of die	000000h - 07FFFFh	512Kb x 16	8Mb
0	1	0	One-half of die	000000h - 0FFFFFh	1Mb x 16	16Mb
1	1	1	One-quarter of die	180000h - 1FFFFFh	512Kb x 16	8Mb
1	1	0	One-half of die	100000h - 1FFFFFh	1Mb x 16	16Mb

# TABLE 3: Address patterns for RMS (A3 = 1, A4 = 1)

A2	A1	A0	Active Section	Address space	Size	Density
0	1	1	One-quarter of die	000000h - 07FFFFh	512Kb x 16	8Mb
0	1	0	One-half of die	000000h - 0FFFFFh	1Mb x 16	16Mb
0	0	0	Full die	000000h - 1FFFFFh	2Mb x 16	32Mb
1	1	1	One-quarter of die	180000h - 1FFFFFh	512Kb x 16	8Mb
1	1	0	One-half of die	100000h - 1FFFFFh	1Mb x 16	16Mb
1	0	0	Full die	000000h - 1FFFFFh	2Mb x 16	32Mb

#### TABLE 4: Low Power ICC Characteristics for N32T1630C1C


Item	Symbol	Test	Array Partition	Тур	Max	Unit
PAR Mode Standby	I <sub>PAR</sub>	$V_{IN} = V_{CC}$ or 0V,	1/4 Array		tbd	uA
Current		Chip Disabled, t <sub>A</sub> = 85°C	1/2 Array		tbd	
RMS Mode	I <sub>RMSSB</sub>	$V_{IN} = V_{CC}$ or $0V$ ,	8Mb Device		tbd	uA
Standby Current		Chip Disabled, t <sub>A</sub> = 85°C	16Mb Device		tbd	
Deep Sleep Current	I <sub>ZZ</sub>	$V_{IN} = V_{CC}$ or 0V,			10	uA
		Chip in $\overline{ZZ}$ mode, $t_A$ = 85°C				



### **Dimensions (mm)**

D	E	e = 0.75				BALL MATRIX
		SD	SE	J	K	TYPE
6±0.10	8±0.10	0.375	0.375	1.125	1.375	FULL

# **Ordering Information**



Note: Add -T&R following the part number for Tape and Reel. Orders will be considered in tray if not noted.

#### **Revision History**

Revision	Date	Change Description		
Α	July 2004	Initial Release		
В	July 2004	General Update		
С	August 2004	Changed Ball (E3) from Vss to DNU/VSS Changed Max Vcc/VccQ from 3.3V to 3.6V		

© 2003 Nanoamp Solutions, Inc. All rights reserved.

NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this data sheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this data sheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instruments.