


AMI5HG 0.5 micron CMOS Gate Array

Description

NA5x is a family of 5-input gates which perform the logical NAND function.

Logic Symbol	Truth Table																																										
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>E</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>L</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	A	B	C	D	E	Q	L	X	X	X	X	H	X	L	X	X	X	H	X	X	L	X	X	H	X	X	X	L	X	H	X	X	X	X	L	H	H	H	H	H	H	L
A	B	C	D	E	Q																																						
L	X	X	X	X	H																																						
X	L	X	X	X	H																																						
X	X	L	X	X	H																																						
X	X	X	L	X	H																																						
X	X	X	X	L	H																																						
H	H	H	H	H	L																																						

Core Logic

HDL Syntax

Verilog NA5x *inst_name* (Q, A, B, C, D, E);

VHDL *inst_name*: NA5x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads				
	NA51	NA52	NA53	NA54	NA56
A	1.0	1.0	2.1	2.1	2.1
B	1.0	1.0	2.1	2.1	2.1
C	1.0	1.0	2.1	2.1	2.1
D	1.0	1.0	2.1	2.1	2.1
E	1.0	1.0	2.1	2.1	2.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
NA51	3.0	TBD	2.7
NA52	4.0	TBD	7.5
NA53	8.0	TBD	12.4
NA54	10.0	TBD	16.5
NA56	12.0	TBD	21.2

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

		Number of Equivalent Loads	1	2	3	4	6 (max)
NA51	From: Any Input	t_{PLH}	0.14	0.17	0.21	0.24	0.29
	To: Q	t_{PHL}	0.30	0.40	0.49	0.58	0.77
		Number of Equivalent Loads	1	4	8	13	17 (max)
NA52	From: Any Input	t_{PLH}	0.32	0.41	0.53	0.68	0.79
	To: Q	t_{PHL}	0.46	0.58	0.71	0.88	1.01
		Number of Equivalent Loads	1	8	15	22	30 (max)
NA53	From: Any Input	t_{PLH}	0.31	0.43	0.53	0.62	0.73
	To: Q	t_{PHL}	0.49	0.66	0.78	0.89	1.01
		Number of Equivalent Loads	1	14	28	42	56 (max)
NA54	From: Any Input	t_{PLH}	0.31	0.41	0.51	0.61	0.70
	To: Q	t_{PHL}	0.39	0.58	0.73	0.85	0.95
		Number of Equivalent Loads	1	21	42	62	83 (max)
NA56	From: Any Input	t_{PLH}	0.35	0.46	0.57	0.66	0.74
	To: Q	t_{PHL}	0.60	0.75	0.86	0.96	1.08

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Core Logic