


AMI5HG 0.5 micron CMOS Gate Array

Description

NA7x is a family of 7-input gates which perform the logical NAND function.

Logic Symbol	Truth Table																																																																								
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>E</th> <th>F</th> <th>G</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	A	B	C	D	E	F	G	Q	L	X	X	X	X	X	X	H	X	L	X	X	X	X	X	H	X	X	L	X	X	X	X	H	X	X	X	L	X	X	X	H	X	X	X	X	L	X	X	H	X	X	X	X	X	L	X	H	X	X	X	X	X	X	L	H	H	H	H	H	H	H	H	L
A	B	C	D	E	F	G	Q																																																																		
L	X	X	X	X	X	X	H																																																																		
X	L	X	X	X	X	X	H																																																																		
X	X	L	X	X	X	X	H																																																																		
X	X	X	L	X	X	X	H																																																																		
X	X	X	X	L	X	X	H																																																																		
X	X	X	X	X	L	X	H																																																																		
X	X	X	X	X	X	L	H																																																																		
H	H	H	H	H	H	H	L																																																																		

Core Logic

HDL Syntax

Verilog NA7x *inst_name* (Q, A, B, C, D, E, F, G);

VHDL *inst_name*: NA7x port map (Q, A, B, C, D, E, F, G);

Pin Loading

Pin Name	Equivalent Loads				
	NA71	NA72	NA73	NA74	NA76
A	2.1	2.1	2.1	2.1	2.1
B	2.1	2.1	2.1	2.1	2.1
C	2.1	2.1	2.1	2.1	2.1
D	2.1	2.1	2.1	2.1	2.1
E	2.1	2.1	2.1	2.1	2.1
F	2.1	2.1	2.1	2.2	2.1
G	2.1	2.1	2.1	2.1	2.1

AMI5HG 0.5 micron CMOS Gate Array

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
NA71	12.0	TBD	15.3
NA72	11.0	TBD	19.8
NA73	12.0	TBD	20.5
NA74	12.0	TBD	22.8
NA76	14.0	TBD	26.1

a. See page 2-15 for power equation.

Propagation Delays (ns)

Conditions: T_J = 25°C, V_{DD} = 5.0V, Typical Process

Cell	Number of Equivalent Loads		1	4	8	13	17 (max)
	NA71	From: Any Input	t _{PLH}	0.34	0.43	0.55	0.68
To: Q		t _{PHL}	0.68	0.82	0.97	1.13	1.26
NA72	Number of Equivalent Loads		1	8	15	22	30 (max)
	From: Any Input	t _{PLH}	0.32	0.44	0.54	0.64	0.75
NA72	To: Q	t _{PHL}	0.67	0.81	0.94	1.07	1.22
	Number of Equivalent Loads		1	11	22	32	43 (max)
NA73	From: Any Input	t _{PLH}	0.32	0.44	0.55	0.64	0.74
	To: Q	t _{PHL}	0.67	0.84	0.98	1.09	1.21
NA74	Number of Equivalent Loads		1	14	28	42	56 (max)
	From: Any Input	t _{PLH}	0.31	0.44	0.55	0.64	0.71
NA74	To: Q	t _{PHL}	0.76	0.96	1.10	1.21	1.30
	Number of Equivalent Loads		1	21	42	62	83 (max)
NA76	From: Any Input	t _{PLH}	0.39	0.50	0.61	0.70	0.79
	To: Q	t _{PHL}	0.86	1.03	1.17	1.29	1.41

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Core Logic