


IEEE 488.2 Controller Chip

NAT7210APD

(Preliminary)



NAT7210APD

Features

- Performs all IEEE 488.1 interface functions
 - Source Handshake (SH1)
 - Acceptor Handshake (AH1)
 - Talker or Extended Talker (T5 or TE5)
 - Listener or Extended Listener (L3 or LE3)
 - Service Request (SR1)
 - Remote/Local (RL1)
 - Parallel Poll remote configuration (PP1) local configuration (PP2)
 - Device Clear (DC1)
 - Device Trigger (DT1)
 - Controller, all capabilities (C1, 2, 3, 4, 5)

- Pin compatible with NEC μPD7210
- Meets all IEEE 488.2 requirements
 - Bus line monitoring
 - Preferred implementation of requesting service
 - Will not send messages when there are no Listeners
- Uses 6 primary and secondary addressing modes
 - Automatic single or dual primary addressing detection
 - Automatic single primary with single secondary address detection
 - Single or dual primary with multiple secondary addressing
 - Multiple primary addressing
- Software compatible with NEC µPD7210 or TI TMS9914A controller chips
- Automatic EOS and/or NL message detection
- Direct memory access (DMA)
- Programmable data transfer rate (T1 delays of 350 nsec, 500 nsec, 1.1 usec, and 2 usec)
- Automatically processes IEEE 488 commands and reads undefined commands
- Programmably compatible with bus transceivers (TI, National Semiconductor, Motorola, and Intel)
- TTL-compatible CMOS device
- Programmable clock rate up to 20 MHz
- Reduces driver overhead
 - Does not lose a data byte if ATN is asserted while transmitting data
 - Static interrupt status bits that do not clear when read
 - Internal timer interrupt

Description

The NAT7210APD™ is an IEEE 488.2 controller chip that can perform all the interface functions that the IEEE Standard 488.1-1987 defines, and also meets the additional requirements and recommendations of the IEEE Standard 488.2-1987. Connected between the processor and the IEEE 488 bus, the NAT7210APD provides high-level management of the IEEE 488 bus, significantly increases the throughput of driver software, and simplifies both the hardware and software design. The NAT7210APD performs complete IEEE 488 Talker, Listener, and Controller functions. In addition to its numerous improvements, the NAT7210APD is also completely software compatible with the NEC µPD7210 and TI TMS9914A controller chips, and thus is compatible with software from existing designs.

IEEE 488.2 Overview

In 1987, the IEEE 488.2 standard removed the ambiguities of IEEE 488.1 by standardizing the way instruments and controllers operate. It defines data formats, status reporting, error handling, and common configuration commands to which all IEEE 488.2 instruments must respond in a precise manner. It also defines a set of controller requirements. The benefits of IEEE 488.2 for the test system developer are reduced development time and cost, because systems are more compatible and reliable. The future of GPIB is based on IEEE 488.2. The NAT7210APD brings the full power of IEEE 488.2 to the design engineer along with numerous other design and performance benefits.

T/R1 C 1 T/R2 C 2 C LK C 2 C LK C 3 RESET C 4 T/R3 C 5 DRQ C 6 DACK C 7 C 5 C 9 WR C 10 INT C 11 D0 C 12 D1 C 13 D2 C 14 D3 C 15 D4 C 16 D5 C 17 D6 C 18 D7 C 19 GND C 20	NAT7210APD <	40 D VCC 39 D EOI 38 D NDAC 37 D NRFD 36 D DAV 36 D DIO8 34 D DIO6 34 D DIO5 31 D DIO5 31 D DIO4 30 D DIO3 29 D DIO2 28 D DIO1 28 D DIO1 28 D DIO1 28 D DIO1 29 D REN 24 D IFC 23 D RS2 24 D RS0	
GND C 20			

Figure 1. NAT7210 Pin Configuration
Pin Identification

Mnemonic	Туре	Description
D(7-0)	I\O _k	Bidirectional 3-state data bus transfers commands, data, and status between the NAT7210APD and the CPU
CS*	I	The chip select gives access to the register selected by a read or write operation, and the register selects RS(2-0)
RD*	I	With the read input, you can place the contents of the register that RS(2-0) and CS* selects onto the data bus D(7-0)
WR*	IA	The write input latches the contents of the data bus D(7-0) into the register that RS(2-0) selects
DACK*	IÅ	The DMA Acknowledge signal selects the DIR or CDOR for the current read or write cycle
DRQ	0	The DMA Request output asserts to request a DMA Acknowledge cycle
CLK	I	The CLK input can be up to 20 MHz
RESET	I	Asserting the RESET input places the NAT7210APD in an initial, idle state
INT	O _k	The interrupt output asserts when one of the unmask interrupt conditions is true
RS(2-0)	IA	The register selects determine which register to access during a read or write operation
IFC*	I\O _k	Bidirectional control line initializes the IEEE 488 interface functions
REN*	I/O _#	Bidirectional control line selects either remote or local control of devices
ATN*	I\O _*	Bidirectional control line indicates whether data on the DIO lines is an interface or device-dependent message
SRQ*	I\O _R	Bidirectional control line requests service from the controller

Mnemonic	Туре	Description
DIO(8-1)*	I/O _x	8-bit bidirectional IEEE 488 data bus
DAV*	I\O _x	Handshake line indicates that the data on the DIO(8-1)* lines is valid
NRFD*	I\O	Handshake line indicates that the device is ready for data
NDAC*	I/O _k	Handshake line indicates the completion of a message reception
EOI*	I\O_t	Bidirectional control line indicates the last byte of a data message or executes a parallel poll.
T/R1	0	Talk Enable controls the direction of the IEEE 488 data transceiver
T/R(3) T/R(2)	0	These pins are the input/output control for the IEEE 488 transceivers
VCC	-	Power pin - +5 V (±5%)
GND	-	Ground pin – 0 V

[¥] The pin contains an internal pull-up resistor of 25 to 100 kΩ.

General

The NAT7210APD manages the IEEE 488 bus. You program the IEEE 488 bus by writing control words into the appropriate registers. CPU-readable status registers supply operational feedback. The NAT7210APD mode determines the function of these registers. When in 7210 mode, the registers resemble the $\mu PD7210$ register set with additional registers that supply extra functionality and IEEE 488.2 compatibility. In this mode, the NAT7210APD is completely pin compatible with the NEC $\mu PD7210$. When in 9914A mode, the registers resemble the TMS9914A register set with additional registers that supply extra functionality and IEEE 488.2 compatibility. Figure 2 shows the key components of the NAT7210APD.

7210 Mode Registers

The NAT7210APD registers include all the NEC $\mu PD7210$ registers plus two types of additional registers – extra auxiliary registers and paged-in registers. You write the extra auxiliary registers the same as standard $\mu PD7210$ auxiliary registers. Upon issuing an auxiliary page-in command, the paged-in registers appear at the same offsets as existing $\mu PD7210$ registers. At the end of the next CPU access, the chip pages out the paged-in registers. The following table lists all the registers in the 7210 mode register set, along with their associated addressing information.

^{*} Active low.




Figure 2. NAT7210 Block Diagram

7210 Register Set

Register	PAGE-IN		A(2-	0)	WR*	RD*	CS*	DACK*
Data-In	U	0	0	0	1	0	0	1
Data-In	X	X	X	X	1	0	X	0
Command/Data-Out	U	0	0	0	0	1	0	1
Command/Data-Out	X	X	X	X	0	1	X	0
Interrupt Status 1	Ū	0	0	1	1	0	0	1
Interrupt Mask 1	U	0	0	1	0	1	0	1
Interrupt Status 2	U	0	1	0	1	0	0	1
Interrupt Mask 2	U	0	1	0	0	1	0	1
Serial Poll Status	N	0	1	1	1	0	0	1
Serial Poll Mode	N	0	1	1	0	1	0	1
Version	P	0	1	1	1	0	0	1
Internal Counter 2	P	0	1	1	0	1	0	1
Address Status	U	1	0	0	1	0	0	1
Address Mode	U	1	0	0	0	1	0	1
Command Pass Through	N	1	0	1	1	0	0	1
Auxiliary Mode	ן ט	1	0	1	0	1	0	1
Source/Acceptor Status†	P	1	0	1	1 .	0	0	1
Address 0	N	1	1	0	1	0	0	1
Address	N	1	1	0	0	1	0	1
Interrupt Status 0 [†]	P	1	1	0	1	0	0	1
Interrupt Mask 0 [†]	P	1	1	0	0	1	0	1
Address 1	N	1	1	1	1	0	0	1
End-Of-String	N	1	1	1	0	1	0	1
Bus Status†	P	1	1	1	1	0	0	1
Bus Control [†]	P	1	1	1	0	1	0	1

Notes for the PAGE-IN Column

- U = The page-in auxiliary command does not affect the register.
- N = The register offset is alway valid except for immediately after a page-in auxiliary command.
- P = The register is valid only immediately after a page-in auxiliary command.

The 't' symbol denotes features (such as registers and auxiliary commands) that are not available in the µPD7210 or TMS9914A.

DATA REGISTERS

Data-In Register (DIR)

DI7	DI6	DI5	DI4	DI3	DI2	DI1	DI0

Command/Data-Out Register (CDOR)

DO7	DO6	DO5	DO4	DO3	DO2	DO1	DO0

The data registers transfer data and commands between the IEEE 488 bus and the CPU. The Data-In Register (DIR) holds data sent from the GPIB to the CPU, and the Command/Data-Out Register (CDOR) holds information to transfer onto the IEEE 488 bus.

INTERRUPT REGISTERS

Interrupt Status Register 0 (ISR0) †

CDBA STBC	NL	EOS	IFCI	ATNI	TO	SYNC
-----------	----	-----	------	------	----	------

Interrupt Status Register 1 (ISR1)

CPT	APT	DET	END	DEC	ERR	DO	DI

Interrupt Status Register 2 (ISR2)

INT SRQI LOK REM CO LOKC REMC ADSC

Interrupt Mask Register 0 (IMR0) †

GLINT	STBO	NLEN	вто	IFCI	ATNI	ТО	SYNC
-------	------	------	-----	------	------	----	------

Interrupt Mask Register 1 (IMR1)

			<u>-</u>			`		
Ì	CPT	APT	DET	END	DEC	ERR	DO	DI

Interrupt Mask Register 2 (IMR2)

X	SROI	DMAO	DMAI	CO	LOKC	REMC	ADSC
/A	DICCI	DIVIAU	DIMIT		LOKC	KINIC	MUSC

The interrupt registers consist of interrupt status bits, interrupt mask bits, and some noninterrupt-related bits. There are 18 conditions that can cause an interrupt. The interrupt status bit sets if its condition is true and an interrupt is generated if you set the corresponding interrupt mask bit. Unless you set the SISB bit in Auxiliary Register I, most interrupt status bits clear when read. In this case, the status bits clear when you issue another auxiliary command or take another action. The following tables list the individual bits in the interrupt registers along with descriptions.

Interrupt Status/Mask Register Bits

Bit	Description
INT	OR of all unmasked interrupt status bits
STBO	Status Byte Out Request
IFCI†	Interface Clear (IFC) asserted
ATNI†	Attention (ATN) asserted
TOt	Time Out
SYNC	GPIB Handshake Synchronized
CPT	Command Pass Through
APT	Address Pass Through
DET	Device Trigger (DTAS)
END	END (EOI or EOS message received)
DEC	Device Clear (DCAS)
ERR	Data Transmission Error (No Listener)
DO	Data Out (SGNS)
DI	Data In
SRQI	Service Request Input
CO	Command Out
LOKC	Lockout State Change
REMC	Remote State Change
ADSC	Address Status Change
GLINT	Global Interrupt Enable

Noninterrupt-Related, Readable Bits

Bit	Description	
CDBA1	Command or Data Byte Available	
NL†	New Line Received	
EOS†	End-Of-String	
LOK	Lockout (LWLS = RWLS)	
REM	Remote (REMS = RWLS)	

Noninterrupt-Related, Writable Bits

Bit	Description	**
NLEN	New Line character enabled for EOS	
BTOt	Enable/Disable Byte Timeouts	
DMAO	Enable/Disable DMA Out	
DMAI	Enable/Disable DMA In	

SERIAL POLL REGISTERS

Serial Poll Status Register (SPSR)

S8	PEND	S6	S5	S4	S 3	S2	S1

Serial Poll Mode Register (SPMR)

ł	00		ا					
ł	S8	rsv	S6	I S5	S4	S3	S2	S1
ı			_ ~~		٠.	55	, 52	0.4

The Serial Poll Mode Register holds the STB (status byte: S8, S6 through S1) that transmits over the GPIB when you serial poll the NAT7210APD, and also holds the local rsv message (request service). The STB automatically transmits when you serial poll the NAT7210APD and you clear the STBO bit in IMRO. When you set STBO (†), the STB does not transmit during serial polls until you write to the SPMR. You can read the SPMR through the SPSR. Setting rsv sets the PEND bit. The PEND bit clears when entering Negative Poll Response State (NPRS) and when rsv clears.

Version Register (VSR) †

, orbion 100B2001 (1 D10)												
V3	V2	V1	V0	X	X	X	X	l				

V(3:0) in the VSR indicates the version of the NAT7210 and should read 0100 for the NAT7210APD.

ADDRESS REGISTERS

The NAT7210APD contains several registers that control the GPIB address mode and store the GPIB address(es). These registers also monitor the GPIB address status.

Address Status Register (ADSR)

CIC	ATN*	SPMS	LPAS	TPAS	LA	TA	MJMN

Address Mode Register (ADMR)

The Address Mode Register selects the NAT7210APD address mode and controls the mode for the transceiver control outputs, T/R2 and T/R3. The TRM1 and TRM0 bit values control T/R2 and T/R3, as demonstrated in the following table.

Function of T/R2 and T/R3

TRM1	TRM0	T/R2	T/R3									
0	0 0		TRIG									
0	1	CIC	TRIG									
1	0	CIC	EOIOE									
1	1	CIC	PE									

Notes for the T/R2 and T/R3 columns

EOIOE = TACS + SPAS + CIC & ~CSBS

 $CIC = \sim (CIDS + CADS)$

 $PE = CIC + \sim PPAS$

TRIG = DTAS or trigger auxiliary command issued

The following table lists the different addressing modes of the NAT7210APD.

Address Modes

				Address	Conter	its of Registers
ton	lon	adm1	adm0	Mode	ADR0	ADR1
1	0	0	0	Talk	GPIB addres	s not necessary
				Only	(no controlle	er)
0	1	0	0	Listen	GPIB addres	s not necessary
				Only	(no controlle	er)
0	0	0	1	Address	Major	Minor
				Mode 1	address	address
0	0	1	0	Address	Primary	Secondary
				Mode 2	address	address
0	0	1	1	Address	Primary	Primary
			•	Mode 3	major	minor
					address	address

Notes for the Address Mode column

- Mode 1 The NAT7210APD recognizes its MTA/MLA if the received address matches either ADR0 or ADR1; interface function Talker/Listener (T/L).
- Mode 2 Address Register 0 = primary address; Address Register 1 = secondary address; interface function Talker Extended/Listener Extended (TE/LE).
- Mode 3 The CPU must read the secondary address through the Command Pass Through Register; interface function Talker Extended/Listener Extended (TE/LE).

Address Status Bits

Bit	Description	
ATN*	GPIB ATN signal	
LPAS	Listener Primary Addressed State	
TPAS	Talker Primary Addressed State	
CIC	Controller-In-Charge	
LA	Listener Addressed	
TA	Talker Addressed	
MJMN	Set if minor T/L addressed	
	Clear if major T/L addressed	
SPMS	Serial Poll Mode State	

Address Register 0 (ADR0)

X	DT0	DL0	AD5-0	AD4-0	AD3-0	AD2-0	AD1-0
1	1	1			1	1 .	1

Address Register 1 (ADR1)

i								
	EOI	DT1	DL1	AD5-1	AD4-1	AD3-1	AD2-1	AD1-1

Address Register 0/1 (ADR)

ARS DT DL AD5 AD4 AD3 AD2 A	D1
-----------------------------	----

The NAT7210APD automatically detects two types of addresses in ADR0 and ADR1. The following table describes the function of each bit.

Address Register 0/1 Bits

Bit	Description
ARS	Selects either address register 0 or 1
DT1-0	Prohibits the talk address from being detected
DL1-0	Prohibits the listen address from being detected
AD5-0	Lower five bits of GPIB address
EOI	Holds the value of EOI line when data is received

COMMAND PASS THROUGH REGISTER (CPTR)

							•	
I	CPT7	СРТ6	CPT5	СРТ4	CPT3	CPT2	CPT1	CPT0

With the Command Pass Through Register, the CPU can read GPIB DIO lines 8 through 1 in the cases of undefined commands, secondary addresses, or parallel poll responses.

END-OF-STRING REGISTER (EOSR)

3				,				
	EOS7	EOS6	EOS5	EOS4	EOS3	EOS2	EOS1	EOS0
1		1		1				

The End-Of-String Register holds either the seven or eight-bit EOS message byte that the GPIB system uses to detect the end of a data block.

GPIB SOURCE/ACCEPTOR STATUS REGISTER (SASR)

	ATTIC	A BILLOT	ANTITOO	ADITO	ACDDA	CTT1 A	CITID
	TEH2	ANHSII	ANHSZ	ADHS	ACRDY	SHIA	2HIR

The CPU can monitor the Source and Acceptor handshake functions via the Source/Acceptor Status Register. The following table lists each bit in the SASR, along with a description.

Source/Acceptor Status Bits

Bit	Description				
CDBA	Command or Dat	a Byte Available local message			
AEHS	Acceptor Holding	Off on End State			
ANHS1	Acceptor Holding	Off on All or End State			
ANHS2	Acceptor Holding Off because a Holdoff Handshake Immediate command was issued				
ADHS	Acceptor in a DA	C Holdoff State			
ACRDY	Acceptor in ACR	S			
SH1(A-B)	Source Handshak	e Status			
	SH1(A-B)=00	SH1 in SIDS or SGNS			
	SH1(A-B)=1X	SH1 in SDYS			
	SH1(A-B)=01	SH1 in STRS			

AUXILIARY MODE REGISTER (AUXMR)

CNT2 CNT1 CNT0 CNT4 CNT3	CNT2 CNT1 CNT0
--------------------------	----------------

The Auxiliary Mode Register is a multipurpose register. A write to this register generates one of the following operations according to the values of the CNT bits and COM4. The following table shows bit patterns that you must write to the AUXMR to access the hidden registers.

Auxiliary Mode Operations

							•	<u> </u>
(INT	•		C	OM			
2	1	0	4	3	2	1	0	Operation
0	X	0	C4	C3	C2	C1	C0	Issues an auxiliary command that C4 to C0 specifies
0	0	1	0	T3	T2	T1	T0	Writes to the Internal Counter Register
0	1	1	U	S	P3	P2	P1	Writes to the parallel poll register
1	0	0	A4	A 3	A2	A1	A 0	Writes to the Auxiliary Register A
1	0	1	B4	B 3	B2	B1	B 0	Writes to the Auxiliary Register B
1	1	0	0	E31	E2†	E1	E0	Writes to the Auxiliary Register E
1	1	0	1	F3	F2	F1	F0	Writes to the Auxiliary Register F (†)
0	1	0	0	G3	G2	G1	G0	Writes to the Auxiliary Register G (†)
1	1	1	0	13	I2	I1	IO	Writes to the Auxiliary Register I (†)
1	1	1	1	J3	J2	J1	J0	Writes to the Auxiliary Register J (†)

Auxiliary Commands

CNT COM COMMAND							
210	43210	Command	0				
000	00000	 					
000		pon	Generates the local pon message				
	00010	chrst	Chip reset				
000	00011	rhdf	Release RFD holdoff				
000	00100	trig	Trigger				
000	0x101	rtl	Sets the Return to Local (rtl) message if x =1; clears or pulses rtl if x =0				
000	00110	seoi	Send EOI with next byte				
000	00111	nvld	Nonvalid (OSA reception); release DAC holdoff				
000	01111	vld	Valid (MSA Reception, CPT, DEC, DET); release DAC holdoff				
000	01000 †	rqc	Request Control				
000	00001	ist=0	Clear parallel poll flag: ist				
000	01001	ist=1	Sets parallel poll flag: ist				
000	01010 1	rlc	Release Control				
000	01011 †	lut	Untalk				
000	01100 †	lul	Unlisten				
000	01110 1	nbaf	New Byte Available False				
000	10000	gts	Go To Standby				
000	10001	tca	Take Control Asynchronously				
000	10010	tcs	Take Control Synchronously				
000	11010	tcse	Take Control Synchronously on End				
000	10011	ltn	Listen				
000	11011	ltn&cnt	Listen in Continuous Mode				
000	11100	lun	Local Unlisten				
000	10100	~rsc	Disable System Control				
000	10101†	9914	Switch to 9914A Mode				
000	11110	sic&rsc	Sets IFC and rsc				
000	10110	~sic	Clears IFC				
000	11111	sre&rsc	Sets REN and rsc				
000	10111	~sre	Clears REN				
000	11000 †	reqt	Issue reqt message				
000	11001†	reqf	Issue reqf message				
000	11101	грр	Execute a parallel poll				
010	10000 †	page	Page in additional registers				
010	10001†	hldi	Holdoff handshake immediately				
010	1001X	rsvd	Reserved				
010	10100 1	clrDET	Clear DET bit in ISR1				
010	10101 1	clrEND	Clear END bit in ISR1				
010	101101	clrDEC	Clear DEC bit in ISR1				
010	10111	clrERR	Clear ERR bit in ISR1				
010	11000 1	clrSRQI	Clear SRQI bit in ISR2				
010	11000 1		Clear LOKC bit in ISR2				
010	110101	clrLOKC clrREMC	Clear REMC bit in ISR2				
010							
	11011 1	clrADSC	Clear ADSC bit in ISR2				
010	11100 1	ciriFCI	Clear ATNI his in ISRO				
010	11101 1	chATNI	Clear ATNI bit in ISR0				
010	11110 '	clrSYNC	Clear SYNC bit in ISRO				
010	11111 †	setSYNC	Set SYNC bit in ISR0				

INTERNAL COUNTER REGISTER (ICR)

0	0	1	0	T3	T2	T1	T0

The Internal Counter Register tells the internal circuitry in the NAT7210APD the clock frequency supplied to the CLK input.

For Proper operation, set T(3-0) and MICR as follows:

Clock Frequency	MICR	T(3-0)
1	0	0001
2	0	0010
3	0	0011
4	0	0100
5	0	0101
6	0	0110
7	0	0111
8	0	1000
10	1	0101
16	1	1000
20	1	1010

Note: On a hardware reset, T(3-0) and MICR are set to 8 MHz.

Internal Counter Register 2 (ICR2) †

1	0	0	0	0	0	0	MICR

The Internal Counter Register 2 contains bits that control NAT7210 functions. Setting the MICR bit in the KCR doubles the operating frequency of the clock input that T(3-0) specifies in the Internal Counter Register. If MICR=0, T(3-0)=0-8 MHz; if MCR=1 T(3-0)=0-20 MHz. The Internal Counter Register 2, along with the Internal Counter Register, determines the length of delays that IEEE 488.1 requires. Refer to the Internal Counter Register description for information on the proper setting of this register.

PARALLEL POLL RESPONSE REGISTER (PPR)

	Λ	1	1	TT	C	D2	DO	D1
L	U	1	1	U	ે	P3	PZ	PI

The Parallel Poll Response Register determines the NAT7210APD parallel poll response. The following table shows each bit in the register, along with the function of each bit.

Parallel	Response	
Bit	Poll	Function
U	0	Respond to parallel polls Do not respond to parallel polls
S	0	Reverse Phase In Phase
P3-P1	000-111	Status bit output line DIO1(P3-1=000) to DIO8(P3-1=111)

AUXILIARY REGISTER A (AUXRA)

1	0	0	A4	A3	A2	A1	A0

Auxiliary Register A, a five-bit register, controls the NAT7210APD GPIB data receiving mode; and controls how the EOS message is used, as listed in the table below.

Data Receiving Modes

A1	A0	Data Receiving Mode
0	0	Normal Handshake Mode
0	1	RFD Holdoff on All Data Mode
1	0	RFD Holdoff on END Mode
1	1	Continuous Mode

EOS

Bit		Function
A2	0 Prohibit 1 Permit	Permits (prohibits) the setting of the END bit by the reception of the EOS message
A3	0 Prohibit 1 Permit	Permits (prohibits) automatic transmission of END message simultaneously with the transmission of EOS message while in TACS
A4	0 7-bit 1 8-bit	Selects 7 or 8-bits as the valid length of the EOS message

AUXILIARY REGISTER B (AUXRB)

					<u>, </u>		
1	0	1	B4	В3	B2	B1	В0

Auxiliary Register B, a five-bit register, controls special NAT7210APD operating features, as listed in the table below.

Special Features

Bit		Function
ВО	0 Prohibit 1 Permit	Permits (prohibits) the detection of an undefined command by setting the CPT bit on receipt of an undefined command and performing a DAC holdoff
B1	0 Prohibit 1 Permit	Permits (prohibits) the transmission of the END message when in Serial Poll Active State (SPAS)
B2	0 low-speed 1 high-speed	Permits high-speed T1 (500 to 350 ns) in the source handshake function after transmission of first byte following ATN unasserting. If cleared, prohibits high-speed T1
В3	0 high 1 low	Specifies the active level of the INT pin
B4	1 SRQS 0 Parallel Poll flag	Determines if the ist local message value is equal to SRQS or the Parallel Poll Flag

AUXILIARY REGISTER E (AUXRE)

1	1	0	0	E3	E2	E1	E0

Auxiliary Register E, four-bit register, controls DAC holdoff modes, as listed in the table below.

Special Features

Bit	Name	Function	
E0	DHDC	DAC Holdoff on DCAS	
E1	DHDT	DAC Holdoff on DTAS	
E2 †	DHADC	DAC Holdoff on DCL or SDC	*****
E3 †	DHADT	DAC Holdoff on GET	

AUXILIARY REGISTER F † (AUXRF)

1	1	0	1	F3	F2	F1	F0

Auxiliary Register F, a four-bit register, controls DAC Holdoff modes, as listed in the table below.

Special Features

Bit	Name	Function
FO	DHALL	DAC Holdoff on all UCG, ACG, and SCG commands
Fl	DHUNLT	DAC Holdoff on UNL and UNT
F2	DHALA	DAC Holdoff on all Listener addresses
F3	DHATA	DAC Holdoff on all Talker addresses

AUXILIARY REGISTER G †(AUXRG)

0	1	0	0	G3	G2	G1	G0

Auxiliary Register G, a four-bit register, controls special NAT7210APD operational features, as listed in the table below.

Special Features

Bit	Name	Function
G0	CHES	Enables END detector circuitry clearing on the reception of a data byte without END
G1	DISTCT	When this bit is set, the NAT7210APD cannot take control when control is passed to it
G2	RPP2	Request Parallel Poll local message
G3	NTNL	Setting this bit prevents the NAT7210APD from sourcing a data or command byte when there are no listeners on the GPIB

AUXILIARY REGISTER I †(AUXRI)

			<u> </u>			
1 1	1	0	I3	I2	0	IO

Auxiliary Register I, a four-bit register, controls special NAT7210APD operational features. The following table lists these features.

Special Features

Bit	Name	Function
10	SISB=0	Reads of the Interrupt status registers clear Interrupt status bits
	SISB=1	Issuing the appropriate auxiliary command (or the conditions listed below) clears Interrupt status bits
I2	PP2	When set, the NAT7210APD ignores remote GPIB parallel poll configure commands
13	USTD	This bit and AUXRB bit B2 control the T1 delay used when sourcing command and data bytes (see chart below)

The following table lists the different T1 delays that the NAT7210APD handles.

AUX B2 Bit	AUX I3 Bit	T1 for first data and all commands	T1 for the second and remaining data
0	0	2 µsec	2 µsec
0	1	1.1 µsec	1.1 µsec
1	0	2 µsec	500 nsec
1	1	1.1 µsec	350 nsec

The following table lists the clear conditions of each interrupt status bit when SISB is set.

Bit	Clear Condition when SISB=1
CPT	pon + read CPTR
APT	pon + Valid + Non-Valid
DET	pon + Clear DET
END	pon + Clear END
DEC	pon + Clear DEC
ERR	pon + Clear ERR
DO	pon + ~TACS + ~SGNS + nba
DI	pon + (finish handshake) * (Holdoff mode) + read DIR
SRQI	pon + clear SRQI
CO	pon + ~CACS + ~SGNS + nba
LOKC	pon + clear LOKC
REMC	pon + clear REMC
ADSC	pon + clear ADSC + ton + lon
IFCI	pon + clear IFCI
ATNI	pon + clear ATNI

AUXILIARY REGISTER J † (AUXRI)

						_	
1	1	1	1	J3	J2	J1	JO

Auxiliary Register J, a four-bit register, sets the timeout value of the timer interrupt. You can set the timeout value between the range of 15 µsec to 125 sec. The timer starts when the AUXRJ is written with a non-zero value and sets the TO bit in the ISRO when the timeout value has expired. The following chart lists the approximate timeout values.

J3-0	Timeout Value (> or =)
0000	Disabled
0001	15 μsec
0010	30 µsec
0011	125 µsec
0100	250 µsec
0101	1 msec
0110	4 msec
0111	15 msec
1000	30 msec
1001	125 msec
1010	250 msec
1011	1 sec
1100	4 sec
1101	15 sec
1110	30 sec
1111	125 sec

The timer handles two different types of timeouts, depending on the BTO bit value. If BTO is cleared, the timer operates in global mode. In global mode, the timer starts upon writing a nonzero value to the AUXRJ, and continues counting until it reaches the timeout value, which sets the TO bit. If BTO is set, the timer operates in byte timeout mode. In byte timeout mode, the timer starts upon writing a nonzero value to the AUXRJ, and continues counting until it reaches the timeout value. However, DIR reads or CDOR writes will clear the timer and force it to start counting again. In Byte Timeout mode, after TO is set, it will remain set until the AUXRJ is written. Further reads of DIR or writes of CDOR will have no effect on TO until the AUXRJ is written.

GPIB BUS CONTROL/STATUS REGISTERS † (BCR/BSR)

ATN	DAV	NDAC	NRFD	EOI	SRQ	IFC	REN

The CPU can monitor the GPIB by reading the Bus Status Register. You can assert (drive low) GPIB signals by setting the corresponding bit in the GPIB Control Register to 1.

9914 Mode Registers

In 9914 mode, the NAT7210APD registers consist of all the TI TMS9914A registers and two types of additional registers – newly defined registers and paged-in registers. The NAT7210 maps the newly defined registers into the unused portion of the 9914 address space. Each paged-in register appears at offset 2 immediately after you issue an auxiliary page-in command, and it remains there until you page another register into the same space or you issue a reset. The following table lists all the registers in the 9914 register set.

9914 Register Set

9914 Register Set										
Register	Page In	RS(2-0)	WR*	RD*	C2*	DACK*				
Interrupt Status 0	U	0 0 0	1	0	0	1				
Interrupt Mask 0	U	000	0	1	0	1				
Interrupt Status 1	U	001	1	0	0	1				
Interrupt Mask 1	U	001	0	1	0	1				
Address Status	U	010	1	0	0	1				
Interrupt Mask 2 1	P	010	0	1	0	1				
End-of-String †	P	010	0	1	0	1				
Bus Control †	P	010	0	1	0	1				
Accessory †	P	0 1 0	0	1	0	1				
Bus Status	U	0 1 1	1	0	0	1				
Auxiliary Command	U	0 1 1	0	1	0	1				
Interrupt Status 2 †	P	1 0 0	1	0	0	1				
Address	U	100	0	1	0	1				
Serial Poll Status †	P	101	1	0	0	1				
Serial Poll Mode	U	101	0	1	0	1				
Command Pass Thru	U	110	1	0	0	1				
Parallel Poll	U	110	0	1	0	1				
Data-In	U	111	1	0	0	1				
Data-In	U	XXX	1	0	Х	0				
Command/Data-Out	U	1 1 1	0	1	0	i				
Command/Data-Out	U	XXX	0	1	Х	0				

Notes for the PAGE-IN column

U = Page-in auxiliary commands do not affect the register offset.

P = The register offset is valid only after a page-in auxiliary command.

DATA REGISTERS

Data-In Register (DIR)

DI7	DI6	DI5	DI4	DI3	DI2	DI1	DI0

Command/Data Out Register (CDOR)

DO7	DO6	DO5	DO4	DO3	DO2	DO1	DO0

The data registers transfer data and commands between the IEEE 488 bus and the CPU. The Data-In Register (DIR) holds data sent from the GPIB to the CPU, and the CDOR holds information to transfer onto the IEEE 488 bus.

INTERRUPT REGISTERS

Interrupt Status Register 0 (ISR0)

Ì	INTO	INT1	BI	BO	END	SPAS	RLC	MAC

Interrupt Status Register 1 (ISR1)

GET	ERR	UNC	APT	DCAS	MA	SRQ	IFC
	Inte	rrupt St	atus R	egister 2	2 (ISR2	2) †	

CDBA

STBO

Interrupt Mack Register (IMD0)

EOS LLOC ATN

TO

CIC

meer upe wask register v (mixtv)								
DMAO†	DMAI [†]	BI	BO	END	SPAS	RLC	MAC	
		ΙE	IE	Œ	ΙE	ΙE	ΙE	

Interrupt Mask Register 1 (IMR1)

_					-		. *	
	GET	ERR	UNC	APT	DCAS	MA	SRQ	IFC
L	IE	IE	IE	ΙE	IE .	Œ	IE	Œ

Interrupt Mask Register 2 (IMR2) †

GL STBO	NL	ВТО	LLOC	ATN	TO	CIC
INT IE	EN		IE	IE	IE	IE

The interrupt registers consist of interrupt status bits, interrupt mask bits, and some noninterrupt-related bits. There are 19 conditions that can cause an interrupt. The interrupt status sets if its condition is true and an interrupt will be generated if you set the corresponding mask bit. Most interrupt status bits are cleared when read. The following tables list the individual bits in the interrupt registers, along with descriptions.

Interrupt Status and/or Mask Register Bits

Bits	Description Description
INT0	OR of all unmasked ISR0 bits
INT1	OR of all unmasked ISR1 bits
BI	Byte In
BO	Byte Out
END	END (EOI or EOS message received)
SPAS	SPAS (Serial Poll Active State)
RLC	Remote/Local Change
MAC	My Address Change
GET	Group Execute Trigger
ERR	Data Transmission Error
UNC	Unrecognized Command
APT	Address Pass Through
DCAS	Device Clear Active State
MA	My Address
SRQ	Service Request (SRQ)
IFC	Interface Clear (IFC) asserted
STBO †	Status Byte Out Request
LLOC †	Lockout State Change
ATN †	Attention (ATN) asserted
TO'	Time Out
CIC†	Controller-In-Charge
GLINT †	Global Interrupt Enable

Noninterrupt-Related, Readable Bits

Bits	Description	
CDBA†	Command or Data Byte Available	
NL†	New Line Received	
EOS †	End-Of-String	

Noninterrupt-Related, Writable Bits

Bits	Description	
NLEN 1	New Line character enabled for EOS	
BTO '	Enable/Disable Byte Timeouts	
DMAO †	Enable/Disable DMA Out	
DMAI †	Enable/Disable DMA In	

SERIAL POLL REGISTERS

Serial Poll Status Register (SPSR) †

					(22.22.	<u>, </u>	
S8	PEND	S6	S5	S4	S3	S2	S1

Serial Poll Mode Register (SPMR)

				9	(-,	
S8	rsv	S6	S5	S4	S3	S2	S1

The Serial Poll Mode Register holds the STB (status byte: S8, S6 through S1) that transmits over the GPIB when you serial poll the NAT7210APD and also holds the local rsv message (request service). The STB automatically transmits when you serial poll the NAT7210APD and when you clear the STBO IE. When you set the STBO IE bit in IMR2 (†), the STB does not transmit during serial polls until you write to the SMPR. You can read the SPMR through the SPSR. SPSR is only accessable if a register pages into offset 2. The PEND bit sets when rsv sets and clears by Negative Poll Response State when rsv clears.

ADDRESS REGISTERS

The NAT7210APD contains two registers that control the GPIB address mode, store the GPIB address, and monitor the GPIB address status.

ADDRESS STATUS REGISTER (ADSR)

REM	LLO	ATN	LPAS	TPAS	LA	TA	ULPA

The address status register monitors the NAT7210APD address state. The following table lists the ADSR bits, along with a description of each bit.

Address Status Bits

Bit	Description
REM	The NAT7210 is in the Remote state
LLO	The NAT7210 is in the Local Lockout state
ATN	GPIB ATN signal
LPAS	Listener Primary Addressed State
TPAS	Talker Primary Addressed State
LA	Listener Addressed
TA	Talker Addressed
ULPA	Stores the LSB of the last address recognized by the NAT7210

ADDRESS REGISTER (ADR)

EDPA	DAL	DAT	A5	A4	A3	A2	A1

The NAT7210APD can automatically detect the address in ADR as its MTA or MLA. The following table lists the function of each bit.

Address Register Bits

Bit	Description
EDPA	Enables Dual Addressing mode, in which the least significant address bit is ignored, giving the NAT7210APD two consecutive GPIB addresses
DAL	Prohibits the Listen address from being detected
DAT	Prohibits the Talk address from being detected
A5-0	GPIB primary address

COMMAND PASS THROUGH REGISTER (CPTR)

						(02 22	•/
CPT7	СРТ6	СРТ5	СРТ4	СРТ3	CPT2	CPT1	СРТ0

With the Command Pass Through Register (CPTR), the CPU can read the GPIB DIO (8-1) lines in the cases of undefined commands, secondary addresses, or parallel poll responses.

PARALLEL POLL REGISTER (PPR)

						_	
PP8	PP7	PP6	PP5	PP4	PP3	PP2	PP1

The PPR contains the value that the NAT7210APD outputs on the GPIB when the Controller-In Charge conducts a parallel poll. To participate in a parallel poll, the bit corresponding to the desired parallel poll response is set to 1. The parallel poll register is double buffered. Therefore, if it is written during a parallel poll, the register updates with the new value at the end of the parallel poll.

END-OF-STRING REGISTER † (EOSR)

EOS7	EOS6	EOS5	EOS4	EOS3	EOS2	EOS1	EOS0

The EOS Register holds either the seven or eight-bit EOS message byte that the GPIB system uses to detect the end of a data block.

AUXILIARY COMMAND REGISTER

-								
	C/S	X	X	F4	F3	F2	F1	F0

A write to this register generates one of the following operations according to the C/S and F (4-0) values.

Auxiliary Commands

Z/S 432	F 210 Com	nmand Operation
V1 000	000 swrst	t Clear/Set software reset
000	001 dacr	Invalid DAC release Holdoff
000	001 dacr	Valid DAC release Holdoff
3000	010 rhdf	Release RFD Holdoff
V1 000	011 hlda	Clear/Set Holdoff on All Data

(continues)

(continued)

	F		
C/S	43210	Command	Operation
0/1	00100	hlde	Clear/Set Holdoff on END only
X	00101	nbaf	New Byte Available False
0/1	00110	fget	Clear/Set Force Group Execute Trigger
0/1	00111	rtl	Clear/Set Return to Local
X	01000	seoi	Send EOI with next byte
0/1	01001	lon	Clear/Set Listen Only
0/1	01010	ton	Clear/Set Talk Only
X	01011	gts	Go To Standby
X	01100	tca	Take Control Asynchronously
X	01101	tcs	Take Control Synchronously
0/1	01110	грр	Clear/Set Request Parallel Poli
0/1	01111	sic	Clear/Set Send Interface Clear
0/1	10000	sre	Clear/Set Send Remote Enable
X	10001	rqc	Request Control
X	10010	rle	Release Control
0/1	10011	dai	Clear/Set Disable All Interrupts
X	10100	pts	Pass Through Next Secondary
0/1	10101	stdl	Clear/Set Short T1 settling time
0/1	10110	shdw	Clear/Set Shadow Handshake
0/1	10111	vstdl	Clear/Set Very Short T1 delay
0/1	11000	rsv2	Clear/Set Request Service Bit 2
0	11001	rsvd	Reserved
1	11001 †	sw7210	Switch to µPD7210 Mode
0	11010†	reqf	Send Reqf
1	11010†	reqt	Send Reqt
X	11011	rsvd	Reserved
0	11100 †	chrst	Chip Reset
1	11100 †	clrpi	Clear Page-In Registers
0/1	11101 †	ist	Clear/Set Parallel Poll Flag
0	11110†	piimr2	Page-In Interrupt Mask 2 Register
1	11110†	pieosr	Page-In End-Of-String Register
0	111111	piber	Page-In Board Control Register
1	111111	piacer	Page-In Accessory Register

ACCESSORY REGISTER † (ACCR)

CNT2	CNT1	CNT0	COM4	СОМ3	СОМ2	COM1	СОМ0
------	------	------	------	------	------	------	------

The ACCR is a multipurpose register. A write to this register generates one of the following operations according to the CNT bit and COM4 values.

Auxiliary Mode Operations

	riannary wood operations												
	CNT				COM	I		Operation					
2	1	0	4	3	2	1	0						
0	0 0 1 0 T3 T2 T1 T0		Writes to the Internal Counter Register										
1	0	0	A4	A3	A2	0	0	Writes to the Auxiliary Register A					
1	0	1	B 4	B3	B2	B1	BO	Writes to the Auxiliary Register B					
1	1	0	0	E3	E2	E1	E0	Writes to the Auxiliary Register E					
1	1	0	1	F3	F2	F1	F0	Writes to the Auxiliary Register F					
1	1	0	0	13	I2	I1	10	Writes to the Auxiliary Register I					
1	1	0	0	J3	J2	J1	J0	Writes to the Auxiliary Register J					

INTERNAL COUNTER REGISTER (ICR)

HALFE	IAL CO	JUNIE	N KEG	19 1 EV	(ICK)		
0	0	1	0	Т3	T2	T1	то

The Internal Counter Register tells the internal circuitry in the NAT7210 the clock frequency supplied to the CLK input.

For proper operation, set T(3-0) and MICR as follows:

Clock Frequency	MICR	T(3-0)
1	0	0001
2	0	0010
3	0	0011
4	0	0100
5	0	0101
6	0	0110
7	0	0111
8	0	1000
10	1	0101
16	1	1000
20	1	1010

Note: On a hardware reset, T(3-0) and MICR are set to 8 MHz.

AUXILIARY REGISTER A † (AUXRA)

1	0	0	A4	A3	A2	0	0

Auxiliary Register A, a three-bit register, controls how you use the EOS message, as listed in the table below.

EOS Message

Bit		Function
A2	0 Prohibit 1 Permit	Permits (prohibits) setting End bit when receiving the EOS message
A 3	0 Prohibit 1 Permit	Permits (prohibits) automatic transmission of END message simultaneously with EOS message transmission while in TACS
A4	0 7-bit 1 8-bit	Selects 7 or 8 bits as the valid EOS message length

AUXILIARY REGISTER B † (AUXRB)

1 0 1 B4 B3 B2 B1 B0					(,				
	1	0	1	B4	В3	B2	B1	B0	

Auxiliary Register B, a five-bit register, controls special NAT7210APD operating features, as listed in the table below.

Special Features

Bit		Function
ВО	0 Prohibit 1 Permit	Permits (prohibits) the NAT7210APD to automati- cally take control of the GPIB when control is passed to it (TCT)
B1	0 Prohibit 1 Permit	Permits (prohibits) END message transmission when in Serial Poll Active State (SPAS)
B2	0 Prohibit 1 Permit	Permits (prohibits) the NAT7210APD to accept and respond to the GPIB commands that it sources
В3	0 high 1 low	Specifies the INT pin active level
B4	1 SRQS 0 Parallel Poll flag	Determines if the ist local message value is equal to SRQS (B4=1) or the Parallel Poll Flag (B4=0)

AUXILIARY REGISTER E † (AUXRE)

1	1	0	0	E3	E2	E1	E0

AUXRE, a four-bit register, controls DAC holdoff modes, as listed in the table below.

Special Features

Bit	Name	Function	\neg				
E0	DHDC	DAC Holdoff on DCAS	٦				
Ei	DHDT	DAC Holdoff on DTAS					
E2	DHADC	DAC Holdoff on DCL or SDC	٦				
E3	DHADT	DAC Holdoff on GET	\neg				

AUXILIARY REGISTER F † (AUXRF)

				•			
1	1	0	1	F3	F2	F1	F0

AUXRF, a four-bit register, controls DAC Holdoff modes, as listed in the table below.

Special Features

Bit	Name	Function
F0	DHALL	DAC Holdoff on all UCG, ACG, and SCG commands
F1	DHUNLT	DAC Holdoff on UNL and UNT
F2	DHALA	DAC Holdoff on all Listener addresses
F3	DHATA	DAC Holdoff on all Talker addresses

AUXILIARY REGISTER I † (AUXRI)

					•		
1	1	1	0	13	I2	0	10

AUXRI, a four-bit register, controls special NAT7210APD operational features, as listed in the table below.

Special Features

Bit	Name	Function
Ю	DMAEN=0	DRQ is asserted if either a Byte In (BI) or Byte Out (BO) condition occurs
	DMAEN=1	DRQ is asserted if the BI and DMAI bits are set or the BO and the DMAO bits are set
I 2	PP1	When set, the NAT7210APD responds to remote GPIB parallel poll configure commands and automatically responds to parallel polls
13	USTD	Enables 350 nsec (T1) delays

AUXILIARY REGISTER J † (AUXRJ)

1	1	1	1	J3	J2	J1	J0

AUXRJ, a four-bit register, sets the timeout value of the timer interrupt. You can set the timeout value between the range of

 $15\,\mu sec$ to $125\,sec$. The timer starts when the AUXRJ is written with a nonzero value. When the timeout value expires, the TO bit in ISRO sets. The following chart lists the approximate timeout values.

J3-0	Timeout Value (> or =)
0000	Disabled
0001	15 µsec
0010	30 µsec
0011	125 µsec
0100	250 μsec
0101	1 msec
0110	4 msec
0111	15 msec
1000	30 msec
1001	125 msec
1010	250 msec
1011	1 sec
1100	4 sec
1101	15 sec
1110	30 sec
1111	125 sec

The timer handles two different types of timeouts depending on the BTO bit value. If you clear BTO, the timer operates in global mode. In global mode, the timer starts upon writing a non-zero value to the AUXRJ and continues counting until the chip reaches the timeout value, which sets the TO bit. If you set BTO, the timer operates in byte timeout mode. In byte timeout mode, the timer starts writing a nonzero value to the AUXRJ and continues counting until the chip reaches the timeout value. However, DIR reads or CDOR writes will clear the timer and force it to start counting again. In byte timeout mode, after the chip sets TO, it will remain set until you write to the AUXRJ. Further reads of DIR or writes of CDOR will have no effect on TO until you write to the AUXRJ.

GPIB CONTROL/STATUS REGISTERS † (BCR/BSR)

ATN	DAV	NDAC	NRFD	EOI	SRQ	IFC	REN

The CPU can monitor the GPIB by reading the Bus Status register. You can assert (drive low) GPIB signals by setting the corresponding bit in the GPIB Control Register to 1.

Advanced DC Characteristics

 $T_A 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 5 \text{ V} \pm 5\%$

	Symbol	Limits			Test	
Parameter		Min	Max	Unit	Condition	
Voltage input low	V _{IL}	-0.5	+0.8	v		
Voltage input high	V _{IH}	+2.0	V_{∞}	V	, -,	
Voltage output low	V _{oL}	0	0.4	v		
Voltage output high	V _{oh}	+2.4	VCC	V		
Input/output leakage current		-10	+10	μА	without internal pull-up	
Onput/output leakage current		TBD	TBD	μА	with internal pull-up	
Supply current			TBD	mA		
Output current low All pins except T/R1	I _{oL}		2	mA	0.4 V @ I _{ot.}	
T/R1	I _{oL}		4	mA	0.4 V @ I _{oL}	
Input current low/high	I _{IL} /I _{IT}	TBD			without pull-up with pull-up	

Capacitance

 $T_A 0$ to 70°C; $V_{CC} = 5 V \pm 5\%$

Parameter	Lin		mits		Test
	Symbol	Min	Max	Unit	Condition
Input capacitance	C _{IN}		TBD	pF	
Output capacitance	C _{out}		TBD	рF	
I/O capacitance	C _{vo}		TBD	pF	

Absolute Maximum Ratings

Property	Range		
Supply voltage, V _{CC}	-0.5 to +6.0 V		
Input voltage, V _I	-0.5 to V _{cc} +0.5		
Operating temperature, T _{OPR}	0 to +70° C		
Storage temperature, T _{STG}	-40 to +125° C		

Comment: Exposing the device to stresses above those listed could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Timing Waveforms




Figure 3. CPU Read




Figure 4. DMA Read




Figure 5. CPU Write




Figure 6. DMA Write

AC Characteristics

 $T_A 0$ to 70°C; $V_{cc} = 5 V \pm 5\%$

		Limits			Test
Parameter	Symbol	Min	Max	Unit	Condition
Address setup to RD↓, WR↓	tas	TBD		nsec	
Data delay from RD√, CS=0	t _{RD}		TBD	nsec	
Data float from RDA	t _{DF}		TBD	nsec	
RD pulse width	t _{RW}	TBD		nsec	
RD recovery width	t _{RR}	TBD		nsec	
Address hold from RD↑, WR↑	t _{ah}	TBD		nsec	
DRQ unassertion	t _{DU}		TBD	nsec	
Data dalay from RD√, DACK=0	t _{DR}		TBD	nsec	
Data setup to WR↑	t _{ws}	TBD		nsec	
Data hold from WR↑	t _{wH}	TBD		nsec	

Timing Waveforms




Figure 7. Source Handshake




Figure 8. Acceptor Handshake

Response to ATN

		Limits (nsec)		Test
Parameter	Symbol	Min	Max	Condition
EOI♥ to DIO valid]	TBD	$PPSS \leftrightarrow PPAS,$
			ł	ATN = TRUE
EOIv to TE↑			TBD	$PPSS \leftrightarrow PPAS$,
				ATN = TRUE
EOI^ to TE₩			TBD	PPSS ↔ PPAS,
				ATN = TRUE
ATNv to NDACv			TBD	AIDS → ANRS
ATN⁴ to NRFD₩			TBD	Acceptor handshake
				holdoff
ATN♥ to TE♥			TBD	TACS → TADS

Source Handshake

	Symbol	Limits (nsec)		Test	
Parameter		Min	Max	Condition	
Delay of DIO valid					
from D valid	t _{DD}		TBD		
Delay of DAV from WR↑	t _{wD}		TBD	2 μsec T1	
Delay of DAV from WR↑	t _{wD}		TBD	1.1 µsec T1	
Delay of DAV▼ from WR↑	L _{WD}		TBD	500 nsec T1	
Delay of DAV♥ from WR↑	L _{WD}		TBD	350 nsec T1	
Delay of DAV♥ from WR↑	t _{wo}		TBD	200 nsec T1	
Delay of DAV↑ from NDAC↑	t _{ND}		TBD		
Delay of INT↑ or DRQ↑				INT(DOIE Bit=1)	
from NDAC1	t _{NI}		TBD	DRQ(DMAO Bit=1)	

 ϕ = a rising edge on CLK

Acceptor Handshake

		Limits (nsec)		Test	
Parameter	Symbol	Min	Max	Condition	
Delay of NDAC↑ from DAV↓	t _{DD}		TBD		
Delay of NRFD♥ from DAV♥	t _{DR}		TBD		
Delay of INT↑ or DRQ↑ from DAV♥	t _{DI}		TBD	INT(DIIE Bit=1), DRQ (DMAI Bit=1)	
Delay of NDAC from DAV	t _{DF}		TBD		
Delay of NRFD+ from RD+	t _{NR}		TBD	Read of DIR, not in Holdoff state	
Delay of NRFD+ from WR+	t _{NW}		TBD	In Holdoff state, issuing finish handshake auxiliary command	




Figure 9. Typical CPU Systems with NAT7210 APD




Figure 10. Mechanical Data 40-Pin Plastic DIP

Ordering Information Corporate Headquarters 6504 Bridge Point Parkway Austin, TX 78730-5039 (512) 794-0100 (800) 433-3488 (U.S. and Canada) 95 (800) 010-0793 (Mexico) Fax: (512) 794-8411

The Software is the Instrument ®

© Copyright 1993 National Instruments Corporation. All rights reserved. Product and company names listed are trademarks or trade names of their respective companies.