# 3.3V / 2.5V / 1.8V / 1.5V 3:1:10 LVCMOS Fanout Buffer

#### Description

The NB3F8L3010C is a 3:1:10 Clock / Data fanout buffer operating on a 3.3 V / 2.5 V Core  $V_{DD}$  and two flexible 3.3 V / 2.5 V / 1.8 V / 1.5 V VDDO<sub>n</sub> supplies which must be equal or less than V<sub>DD</sub>.

A Mux selects between a Crystal input, or either of two differential/SE Clock / Data inputs. Differential Inputs accept LVPECL, LVDS, HCSL, or SSTL and Single-Ended levels. The MUX control lines, SEL0 and SEL1, select CLK0/CLK0, CLK1/CLK1, or Crystal input pins per Table 3. The Crystal input is disabled when a Clock input is selected. Output enable pin, OE, synchronously forces a High Impedance state (HZ) when Low per Table 4.

Outputs consist of 10 single-ended LVCMOS outputs.

#### **Features**

- Ten CMOS / LVTTL Outputs up to 200 MHz
- Differential Inputs Accept LVPECL, LVDS, HCSL, or SSTL
- Crystal Oscillator Interface
- Crystal Input Frequency Range: 10 MHz to 50 MHz
- Output Skew: 10 ps Typical
- Additive RMS Phase Jitter @ 125 MHz, (12 kHz 20 MHz): 0.03 ps (Typical)
- Synchronous Output Enable
- Output Defined Level When Input is Floating
- Power Supply Modes:
  - ◆ Single 3.3 V
  - ◆ Single 2.5 V
  - Mixed 3.3 V  $\pm$  5% Core/2.5 V  $\pm$  5% Output Operating Supply
  - Mixed 3.3 V  $\pm$  5% Core/1.8 V  $\pm$  0.2 V Output Operating Supply
  - Mixed 3.3 V  $\pm$  5% Core/1.5 V  $\pm$  0.15 V Output Operating Supply
  - Mixed 2.5 V  $\pm$  5% Core/ 1.8 V  $\pm$  0.2 V Output Operating Supply
  - Mixed 2.5 V  $\pm$  5% Core /1.5 V  $\pm$  0.15 V Output Operating Supply
- Two Separate Output Bank Power Supplies
- Industrial temp. range -40°C to 85°C
- These are Pb–Free Devices

#### **Applications**

- Clock Distribution
- Networking and Communications
- High End Computing
- Wireless and Wired Infrastructure

#### **End Products**

- Servers
- Ethernet Switch/Routers
- Test and Measurement



# ON Semiconductor®

www.onsemi.com



#### **MARKING DIAGRAM**

0 NB3F8L 3010C **AWLYYWWG** 

= Assembly Location

WL = Wafer Lot = Year YY WW = Work Week = Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information page 12 of this data sheet.




Figure 1. Simplified Logic Diagram




Figure 2. Pinout Configuration (Top View)

**Table 1. PIN DESCRIPTION** 

Number	Name	Туре	Input Default	Description
1, 3, 5, 7, 8	Q0, Q1, Q2, Q3, Q4	LVCMOS		Outputs – Bank A
17, 18, 20, 22, 24	Q5, Q6, Q7, Q8, Q9	LVCMOS		Outputs – Bank B
2, 6	VDDOA	Power		Positive Supply Pins for Bank A Outputs Q0 – Q4
19, 23	VDDOB	Power		Positive Supply Pins for Bank B Outputs Q5 – Q9
4, 9, 15, 16, 21, 25, 26, 32	GND	GND		Ground Supply
10	VDD	Power		V <sub>DD</sub> Positive Supply pin for Core and Inputs.
11	XTAL_IN	XTAL OSC / CLK Input		Crystal Oscillator Interface or External Clock Source at LVCMOS Levels
12	XTAL_OUT	XTAL OSC Output		Crystal Oscillator Interface
13	CLK0	Diff / SE Input	Pulldown	Non-inverting clock/data input 0.
14	CLK0	Diff / SE Input	Pullup / Pulldown	Inverting differential clock input 0.
27	CLK1	Diff / SE Input	Pullup / Pulldown	Inverting differential clock input 1
28	CLK1	Diff / SE Input	Pulldown	Non-inverting clock/data input 1
29	SEL1	LVCMOS / LVTTL Input	Pulldown	Input clock select. See Table 3 for function. Input Pulldown
30	SEL0	LVCMOS / LVTTL Input	Pulldown	Input clock select. See Table 3 for function. Input Pulldown
31	OE	LVCMOS / LVTTL Input	Pulldown	Output Enable Control. See Table 4 for function.
-	EP	-		The Exposed Pad (EP) on the QFN–32 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat–sinking conduit. The pad is electrically connected to the die, and must be electrically connected to GND.

<sup>1.</sup> All VDD, VDDO<sub>n</sub> and GND pins must be externally connected to a power supply to guarantee proper operation. Bypass each  $V_{DD}$  and  $VDDO_n$  with 0.01  $\mu$ F CAP to GND.

## **Table 2. PIN CHARACTERISTICS**

Symbol	Parameter	Min	Тур	Max	Unit
C <sub>IN</sub>	Input Capacitance		4		pF
R	Input Pulldown Resistor; Input Pulldown Resistor		50		kΩ
C <sub>PD</sub>	Power Dissipation Capacitance (per output)  VDDO = 3.3 V  VDDO = 2.5 V  VDDO = 1.8 V  VDDO = 1.5 V				pF
R <sub>OUT</sub>	Output Impedance		20		Ω

#### **FUNCTION TABLES**

Table 3. CLOCK ENABLE (SELx) FUNCTION TABLE

SEL[1:0] Input	Selected Input Clock
00	CLK0/CLK0
01	CLK1/CLK1
10	Crystal Osc Input
11	Crystal Osc Input

# Table 5. DIFF IN/OUT TABLE (Diff or S.E.)

Input Condition	Output
CLK0/1; <u>CLK0/1</u> = OPEN	Logic LOW
CLK0/1; <u>CLK0/1</u> = GND	Undefined
$CLK0/1 = HIGH; \overline{CLK0/1} = LOW$	Logic HIGH
CLK0/1 = LOW; CLK0/1 = HIGH	Logic LOW

#### Table 4. CLOCK OUTPUT ENABLE (OE) FUNCTION **TABLE**

OE Input	Q[9:0] Output
0	High Impedance
1	Outputs Enabled

## **Table 6. CRYSTAL CHARACTERISTICS**

Parameter	Min	Тур	Max	Unit
Mode of Oscillation	F	undament	al	
Frequency	10		50	MHz
Equivalent Series Resistance (ESR)			50	Ω
Shunt Capacitance			7	pF
Drive Power			100	μW

#### **Table 7. ATTRIBUTES**

Characteri	stic	Value
ESD Protection	Human Body Model Machine Model	>2 kV 200 V
Moisture Sensitivity (Note 2)	QFN32	Level 3
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count		474 Devices
Meets or exceeds JEDEC Spec El	A/JESD78 IC Latchup Test	

<sup>2.</sup> For additional information, see Application Note AND8003/D.

## Table 8. MAXIMUM RATINGS (Note 3)

Symbol	Parameter	Condition	Rating	Unit
V <sub>DD</sub> , VDDO <sub>n</sub>	Positive Power Supply	GND = 0 V	4.6	V
VI	Input Voltage XTAL_IN Diff, SELx, OE Inputs		$0 \le V_{I} \le V_{DD}$ $-0.5 \le V_{I} \le V_{DD} + 0.5$	V
Vo	Output Voltage		$-0.5 \le V_{O} \le VDDO_{n} + 0.5$	V
T <sub>A</sub>	Operating Temperature Range, Industrial		-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range		-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction–to–Ambient)	0 lfpm 500 lfpm	31 27	°C/W
θЈС	Thermal Resistance (Junction-to-Case)	(Note 3)	12	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

3. JEDEC standard multilayer board – 2S2P (2 signal, 2 power).

**Table 9. POWER SUPPLY DC CHARACTERISTICS**  $V_{DD} = 3.3 \text{ V} \pm 5\%$  (3.135 V to 3.465 V) or  $V_{DD} = 2.5 \text{ V} \pm 5\%$  (2.375 V to 2.625 V) and  $V_{DD} = 3.3 \text{ V} \pm 5\%$  (3.135 V to 3.465 V) or 2.5 V  $\pm 5\%$  (2.375 V to 2.625 V) or 1.8 V  $\pm$  0.2 V (1.6 V to 2.0 V) or 1.5 V  $\pm$  0.15 V (1.35 V to 1.65 V);  $T_A = -40^{\circ}\text{C}$  to 85°C

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
IDD	VDD Power Supply Current	$\begin{array}{c} \text{OE} = \text{0, no load} \\ 3.3 \text{ V} \pm 5\%; \text{VDDO}_n = 3.3 \text{ V} \pm 5\% \text{ or } 2.5 \text{ V} \pm 5\% \text{ or} \\ 1.8 \text{ V} \pm 0.2 \text{ V or } 1.5 \text{ V} \pm 0.15 \text{ V} \\ 2.5 \text{ V} \pm 5\%; \text{VDDO}_n = 2.5 \text{ V} \pm 5\% \text{ or } 1.8 \text{ V} \pm 0.2 \text{ V} \\ \text{or } 1.5 \text{ V} \pm 0.15 \text{ V} \end{array}$		30	50	mA
IDDO	VDDO Power Supply Current	$\begin{aligned} \text{OE} &= 0, \text{ no load} \\ 3.3 \text{ V} \pm 5\%; \text{VDDO}_n &= 3.3 \text{ V} \pm 5\% \text{ or } 2.5 \text{ V} \pm 5\% \text{ or} \\ 1.8 \text{ V} \pm 0.2 \text{ V or } 1.5 \text{ V} \pm 0.15 \text{ V} \\ 2.5 \text{ V} \pm 5\%; \text{VDDO}_n &= 2.5 \text{ V} \pm 5\% \text{ or } 1.8 \text{ V} \pm 0.2 \text{ V} \\ \text{or } 1.5 \text{ V} \pm 0.15 \text{ V} \end{aligned}$			5	mA

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

Table 10. DC CHARACTERISTICS  $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	LVCMOS / LVTTL Input High Voltage (OE, SELx)	$V_{DD} = 3.3 \text{ V} \pm 5\%$ $V_{DD} = 2.5 \text{ V} \pm 5\%$	2 1.7		V <sub>DD</sub> + 0.3 V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	LVCMOS / LVTTL Input Low Voltage (OE, SELx)	$V_{DD} = 3.3 \text{ V} \pm 5\%$ $V_{DD} = 2.5 \text{ V} \pm 5\%$	-0.3 -0.3		0.8 0.7	V
I <sub>IH</sub>	Input High Current OE, SELx, CLKx/CLKx	$V_{DD} = V_{IN} = 3.465 \text{ V}$ $V_{DD} = V_{IN} = 3.465 \text{ V} \text{ or } 2.625 \text{ V}$			150 150	μΑ
I <sub>IL</sub>	Input Low Current  OE, SELx CLKx CLKx	$V_{DD} = 3.465 \text{ V; } V_{IN} = 0.0 \text{ V} \\ V_{DD} = 3.465 \text{ V or } 2.625 \text{ V V}_{IN} = 0.0 \text{ V} \\ V_{DD} = 3.465 \text{ V or } 2.625 \text{ V V}_{IN} = 0.0 \text{ V} \\ \end{array}$	-5 -5 -150			μΑ
V <sub>OH</sub>	Output High Voltage (Note 4)	$VDDO_n = 3.3 V \pm 5\%$	2.6			V
		$VDDO_n = 2.5 V \pm 5\%$	1.8			
		$VDDO_n = 1.8 V \pm 0.2 V$	1.2			
		$VDDO_n = 1.5 V \pm 0.15 V$	0.9			
V <sub>OL</sub>	Output Low Voltage (Note 4)	$VDDO_n = 3.3 \text{ V} \pm 5\% \text{ or } 2.5 \text{ V} \pm 5\%$			0.5	V
		$VDDO_n = 1.8 V \pm 0.2 V$			0.4	
		VDDO <sub>n</sub> = 1.5 V ± 0.15 V			0.37	
V <sub>PP</sub>	Peak-to-Peak Input Voltage V <sub>IL</sub> > -0.3 V CLKx/CLKx	$V_{DD}$ = 3.3 V ±5% or $V_{DD}$ = 2.5 V ± 5%	0.15		1.3	V
V <sub>IHCMR</sub>	Input High Level Common Mode Range V <sub>CM</sub> = V <sub>IH</sub> ; V <sub>IL</sub> > -0.3 V CLKx/CLKx	$V_{DD}$ = 3.3 V ±5% or $V_{DD}$ = 2.5 V ± 5%	0.5		V <sub>DD</sub> – 0.85	V

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

Table 11. AC CHARACTERISTICS  $V_{DD} = 3.3 \text{ V} \pm 5\%$  (3.135 V to 3.465 V) or  $V_{DD} = 2.5 \text{ V} \pm 5\%$  (2.375 V to 2.625 V) and  $VDDO_n = 3.3 \text{ V} \pm 5\%$  (3.135 V to 3.465 V) or 2.5 V  $\pm 5\%$  (2.375 V to 2.625 V) or 1.8 V  $\pm$  0.2 V (1.6 V to 2.0 V) or 1.5 V  $\pm$  0.15 V (1.35 V to 1.65 V);  $T_A = -40^{\circ}\text{C}$  to 85°C

Symbol	Parar	neter	Test Conditions	Min	Тур	Max	Unit
f <sub>MAX</sub>	Output Frequency	Using External Crystal		10		50	MHz
		Using External Clock Source (Note 5)		DC		200	MHz

<sup>4.</sup> Outputs terminated with 50  $\Omega$  to VDDO<sub>n</sub>/2. See Parameter Measurement Information..

**Table 11. AC CHARACTERISTICS**  $V_{DD}$  = 3.3 V  $\pm$  5% (3.135 V to 3.465 V) or  $V_{DD}$  = 2.5 V  $\pm$ 5% (2.375 V to 2.625 V) and  $VDDO_{n} = 3.3 \text{ V} \pm 5\% \text{ (3.135 V to 3.465 V) or 2.5 V} \pm 5\% \text{ (2.375 V to 2.625 V) or } 1.8 \text{ V} \pm 0.2 \text{ V (1.6 V to 2.0 V) or } 1.5 \text{ V} \pm 0.15 \text{ V (1.35 V)} + 0.1$ to 1.65 V);  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 


Symbol	Para	meter	Test Conditions	Min	Тур	Max	Unit
t <sub>sk(o)</sub>	Output Skew	Notes 6 and 7)			10	55	ps
t <sub>JITTER</sub> Φ	Additive RMS	Input clock from CLK0/CLK0 or CLK1/CLK1	$VDDO_n = 3.3 V \pm 5\%$		0.03		ps
	Phase Jitter (Integrated		$VDDO_n = 2.5 V \pm 5\%$		0.03		
	12 kHz – 20 MHz)		$VDDO_{n} = 1.8 \text{ V} \pm 0.2 \text{ V}$		0.03		
	(Note 8)		$VDDO_{n} = 1.5 V \pm 0.15 V$		0.03		
		External clock	$VDDO_n = 3.3 V \pm 5\%$		0.03		
		over drives crystal interface	$VDDO_n = 2.5 V \pm 5\%$		0.03		
			$VDDO_{n} = 1.8 \text{ V} \pm 0.2 \text{ V}$		0.03		
			VDDO <sub>n</sub> = 1.5 V ± 0.15 V		0.03		
		Input clock from crystal	$VDDO_n = 3.3 V \pm 5\%$		0.03		
			$VDDO_n = 2.5 V \pm 5\%$		0.03		
			$VDDO_n = 1.8 \text{ V} \pm 0.2 \text{ V}$		0.03		
			$VDDO_n = 1.5 V \pm 0.15 V$		0.03		
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall T	me (20% and 80%)	$VDDO_n = 3.3 V \pm 5\%$	150	350	500	ps
			$VDDO_n = 2.5 V \pm 5\%$	150	350	500	
			$VDDO_n = 1.8 \text{ V} \pm 0.2 \text{ V}$	150	350	600	
			$VDDO_n = 1.5 V \pm 0.15 V$	150	350	600	
odc	Output D	outy Cycle	$VDDO_n = 3.3 V \pm 5\%$	45		55	%
			$VDDO_n = 2.5 V \pm 5\%$	40		60	1
			$VDDO_n = 1.8 \text{ V} \pm 0.2 \text{ V}$	40		60	
			$VDDO_{n} = 1.5 V \pm 0.15 V$	40		60	
t <sub>EN</sub>	Output Enable Time (Note 9)	OE				4	cycles
t <sub>DIS</sub>	Output Disable Time (Note 9)	OE				4	cycles
MUX_ISOLATION	MUX_ISOLATION		155.52 MHz	55			dB

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.


- 5. XTAL\_IN can be overdriven relative to a signal a crystal would provide.
- 6. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDDO<sub>n</sub>/2.

  7. This parameter is defined in accordance with JEDEC Standard 65.
- 8. See phase noise plot.
- 9. These parameters are guaranteed by characterization. Not tested in production. See Parameter Measurement Information


#### PARAMETER MEASUREMENT INFORMATION




3.3 V Core / 3.3 V Output Load AC Test Circuit (Terminating to VDDO<sub>n</sub>/2)




2.5 V Core / 2.5 V Output Load AC Test Circuit (Terminating to VDDO<sub>n</sub>/2)




3.3 V Core / 2.5 V Output Load AC Test Circuit (Terminating to VDDO<sub>n</sub>/2)




3.3 V Core / 1.8 V Output Load AC Test Circuit (Terminating to VDDO<sub>n</sub>/2)



3.3 V Core / 1.5 V Output Load AC Test Circuit (Terminating to VDDO<sub>n</sub>/2)



2.5 V Core / 1.8 V Output Load AC Test Circuit (Terminating to VDDO<sub>n</sub>/2)



2.5 V Core / 1.5 V Output Load AC Test Circuit (Terminating to VDDO<sub>n</sub>/2)

Figure 3. Operational Supply and Termination Test Conditions

#### PARAMETER MEASUREMENT INFORMATION




Figure 4. Operational Waveforms and MUX Input Isolation Plot

### APPLICATION INFORMATION

#### **Recommendations for Unused LVCMOS Output Pins**

#### Inputs:

#### **CLK/CLK** Inputs

For applications not requiring the use of the differential input, both CLK and  $\overline{CLK}$  can be left floating. Though not required, but for additional protection, a 1 k $\Omega$  resistor can be tied from CLK to ground.

#### **Crystal Inputs**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a 1 k $\Omega$  resistor can be tied from XTAL\_IN to ground.

#### **LVCMOS Outputs**

A 33  $\Omega$  series terminating resistor may be used on each clock output if the trace is longer than 1 inch.

#### **LVCMOS Control Pins**

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A 1  $k\Omega$  resistor can be used.

# **Power Supplies**

VDD is the power supply for the core and input circuitry.

**VDDOA** and **VDDOB** are two separate positive power supplies for two banks of outputs:

VDDOA pins 2 and 6 are connected internally for outputs Q0-Q4.

VDDOB pins 19 and 23 are connected internally for outputs Q5 – Q9.

#### Differential Input with Single-Ended Interconnect

Refer to Figure 5 to interconnect a single–ended to a Differential Pair of inputs. The reference bias voltage  $V_{REF} = V_{DD}/2$  is generated by the resistor divider of R3 and R4. Bypass capacitor (C1) can filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. Adjust R1 and R2 to common mode voltage of the signal input swing to preserve duty cycle.

This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination by R1 and R2 will attenuate the signal

amplitude in half. Termination may be done by using Rs or by using R1 and R2. First, Rs = 0 and then R3 and R4 in parallel should equal the transmission line impedance. For most 50  $\Omega$  applications, R1 and R2 can be 100  $\Omega$ . The differential input can handle full rail LVCMOS signaling, but it is recommended that the amplitude be reduced. The datasheet specifies a differential amplitude which needs to be doubled for a single ended equivalent stimulus.  $V_{IL,min}$  cannot be less than -0.3 V and  $V_{IH,max}$  cannot be more than  $V_{DD} + 0.3$  V. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 5. Differential Input with Single-ended Interconnect

#### **Crystal Input Interface**

The device has been characterized with 18 pF parallel resonant crystals. The capacitor values, C1 and C2, shown in Figure 6 below as 15 pF were determined using an 18 pF parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




Figure 6. Crystal Input Interface

#### **CLOCK Overdriving the XTAL Interface**

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general LVCMOS interface diagram is shown in Figure 7 and a general LVPECL interface in Figure 8. The XTAL\_OUT pin must be left floating. The maximum amplitude of the input signal should not exceed 2 V and the input edge rate can be as slow as 10 ns. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50  $\Omega$  applications, R1 and R2 can be 100  $\Omega$ . This can also be accomplished by removing R1 and making R2 50  $\Omega$ . By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.




Figure 7. General Diagram for LVCMOS Driver to XTAL Input Interface Use Rs or R1 / R2




Figure 8. General Diagram for LVPECL Driver to XTAL Input Interface

#### **Differential Clock Input Interface**

The CLK /  $\overline{\text{CLK}}$  accept LVDS, LVPECL, SSTL, HCSL differential signals. Signals must meet the V<sub>PP</sub> and VCMR input requirements. Figures 9 to 13 show interface examples for the CLK /  $\overline{\text{CLK}}$  input with built—in 50  $\Omega$  terminations driven by the most common driver types. The

input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 9. CLK / CLK Input Driven by 3.3 V LVPECL Driver (Thevenin Parallel Termination)

Figure 10. CLK / CLK Input Driven by 3.3 V LVPECL Driver ("Y" Parallel Termination)




Figure 11. CLK / CLK Input Driven by a 3.3 V HCSL Driver

Figure 12. CLK / CLK Input Driven by 3.3 V LVDS Driver




Figure 13. CLK / CLK Input Driven by 2.5 V SSTL Driver

#### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 14. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts. While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected

to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") is application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13 mils (0.30 to 0.33 mm) with 1 oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only.




Figure 14. Suggested Assembly for Exposed Pad Thermal Release Path - Cut-away View (not to scale)


#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
NB3F8L3010CMNG	QFN32 (Pb-Free)	74 Units / Rail
NB3F8L3010CMNR4G	QFN32 (Pb-Free)	1000 / Tape & Reel
NB3F8L3010CMNTWG	QFN32 (Pb-Free)	1000 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

#### QFN32 5x5, 0.5P CASE 488EW ISSUE O








#### NOTES:

- DIMENSIONS AND TOLERANCING PER
- ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION 6 APPLIES TO PLATED
   TERMINAL AND IS MEASURED BETWEEN
   0.15 AND 0.30MM FROM THE TERMINAL TIE
- 0.15 AND 0.30MM FROM THE TERMINAL TIP.
   COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS	
DIM	MIN	MAX
Α	0.80	1.00
A1		0.05
A3	0.20 REF	
b	0.18	0.30
D	5.00 BSC	
D2	2.95	3.25
E	5.00 BSC	
E2	2.95	3.25
е	0.50 BSC	
K	0.20	
L	0.30	0.50

# RECOMMENDED SOLDERING FOOTPRINT\*



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and ware trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized applications, Buyer shall indemnify

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative