# 2.5 V/3.3 V Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer

## Description

The NBSG16M is a differential current mode logic (CML) receiver/driver/translator buffer. The device is functionally equivalent to the EP16, LVEP16, or SG16 devices with CML output structure and lower EMI capabilities.

Inputs incorporate internal 50  $\Omega$  termination resistors and accept LVNECL (Negative ECL), LVPECL (Positive ECL), LVTTL, LVCMOS, CML, or LVDS. The CML output structure contains internal 50  $\Omega$  source termination resistor to  $V_{CC}$ . The device generates 400 mV output amplitude with 50  $\Omega$  receiver resistor to  $V_{CC}$ .

The  $V_{BB}$  pin is internally generated voltage supply available to this device only. For all single-ended input conditions, the unused complementary differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  via a 0.01  $\mu F$  capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  output should be left open.

#### **Features**

- Maximum Input Clock Frequency > 10 GHz Typical
- Maximum Input Data Rate > 10 Gb/s Typical
- 120 ps Typical Propagation Delay
- 35 ps Typical Rise and Fall Times
- Positive CML Output with Operating Range:
   V<sub>CC</sub> = 2.375 V to 3.465 V with V<sub>EE</sub> = 0 V
- Negative CML Output with RSNECL or NECL Inputs with Operating Range: V<sub>CC</sub> = 0 V with V<sub>EE</sub> = −2.375 V to −3.465 V
- CML Output Level; 400 mV Peak-to-Peak Output with 50 Ω Receiver Resistor to V<sub>CC</sub>
- 50  $\Omega$  Internal Input and Output Termination Resistors
- Compatible with Existing 2.5 V/3.3 V LVEP, EP, LVEL and SG Devices
- V<sub>BB</sub> Reference Voltage Output
- These are Pb-Free Devices




# ON Semiconductor®

http://onsemi.com



QFN-16 MN SUFFIX CASE 485G

#### MARKING DIAGRAM\*



A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
■ Pb-Free Package

(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note AND8002/D.

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.




Figure 1. QFN-16 Pinout (Top View)

# **Table 1. PIN DESCRIPTION**

Pin	Name	I/O	Description
1	$\overline{V_{TD}}$	-	Internal 50 $\Omega$ Termination Pin. See Table 2. (Note 2)
2	D	LVDS, CML, ECL, LVTTL, LVCMOS Input	Inverted Differential Input (Note 2)
3	D	LVDS, CML, ECL, LVTTL, LVCMOS Input	Noninverted Differential Input. (Note 2)
4	$V_{TD}$	-	Internal 50 $\Omega$ Termination Pin. See Table 2. (Note 2)
5	V <sub>CC</sub>	-	Positive Supply Voltage. All $V_{CC}$ pins must be externally connected to Power Supply to guarantee proper operation.
6	NC	-	No Connect
7	V <sub>EE</sub>	-	Negative Supply Voltage. All $V_{\text{EE}}$ pins must be externally connected to Power Supply to guarantee proper operation.
8	V <sub>EE</sub>	-	Negative Supply Voltage. All $V_{\text{EE}}$ pins must be externally connected to Power Supply to guarantee proper operation.
9	V <sub>CC</sub>	-	Positive Supply Voltage. All $V_{CC}$ pins must be externally connected to Power Supply to guarantee proper operation.
10	Q	CML Output	Noninverted CML Differential Output with Internal 50 $\Omega$ Source Termination Resistor. (Note 1)
11	Q	CML Output	Inverted CML Differential Output with Internal 50 $\Omega$ Source Termination Resistor. (Note 1)
12	V <sub>CC</sub>	-	Positive Supply Voltage. All $V_{CC}$ pins must be externally connected to Power Supply to guarantee proper operation.
13	V <sub>EE</sub>	-	Negative Supply Voltage. All $V_{\text{EE}}$ pins must be externally connected to Power Supply to guarantee proper operation.
14	V <sub>EE</sub>	-	Negative Supply Voltage. All $V_{\text{EE}}$ pins must be externally connected to Power Supply to guarantee proper operation.
15	$V_{BB}$	-	Internally Generated ECL Reference Output Voltage
16	V <sub>CC</sub>	-	Positive Supply Voltage. All $V_{\text{CC}}$ pins must be externally connected to Power Supply to guarantee proper operation.
-	EP	-	The Exposed Pad (EP) on the QFN–16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is not electrically connected to the die but may be electrically and thermally connected to V <sub>EE</sub> on the PC board.

<sup>1.</sup> CML outputs require 50  $\Omega$  receiver termination resistor to  $V_{\mbox{\scriptsize CC}}$  for proper operation.

<sup>2.</sup> In the differential configuration when the input termination pin (V<sub>TD</sub>, V<sub>TD</sub>) are connected to a common termination voltage, and if no signal is applied then the device will be susceptible to self-oscillation.




Figure 2. Logic Diagram

Figure 3. CML Output Structure

**Table 2. Interfacing Options** 

INTERFACING OPTIONS	CONNECTIONS
CML	Connect VTD and <del>VTD</del> to V <sub>CC</sub>
LVDS	Connect VTD and VTD together
AC-COUPLED	Bias VTD and VTD Inputs within (V <sub>IHCMR</sub> ) Common Mode Range
RSECL, PECL, NECL	Standard ECL Termination Techniques
LVTTL, LVCMOS	An external voltage should be applied to the unused complementary differential input.  Nominal voltage 1.5 V for LVTTL and V <sub>CC</sub> /2 for LVCMOS inputs.

**Table 3. ATTRIBUTES** 

Charact	Value						
ESD Protection	> 1 kV > 100 V > 4 kV						
Moisture Sensitivity, Indefinite	Moisture Sensitivity, Indefinite Time Out of Drypack (Note 3)						
Flammability Rating	UL 94 V-0 @ 0.125 in						
Transistor Count	145						
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test							

<sup>3.</sup> For additional Moisture Sensitivity information, refer to Application Note AND8003/D.

**Table 4. MAXIMUM RATINGS** 

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit		
V <sub>CC</sub>	Positive Power Supply	V <sub>EE</sub> = 0 V		3.6	V		
V <sub>EE</sub>	Negative Power Supply	V <sub>CC</sub> = 0 V	V <sub>CC</sub> = 0 V				
VI	Positive Input Negative Input	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$V_{EE} = 0 V$ $V_{I} \le V_{CC}$ $V_{I} \ge V_{EE}$				
V <sub>INPP</sub>	Differential Input Voltage  D − D	$V_{CC} - V_{EE} \ge 2.8 \text{ V} $ $V_{CC} - V_{EE} < 2.8 \text{ V}$		2.8  V <sub>CC</sub> – V <sub>EE</sub>	V		
I <sub>IN</sub>	Input Current Through R <sub>T</sub> (50 Ω Resistor)	Static Surge		45 80	mA		
I <sub>out</sub>	Output Current	Continuous Surge					
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			1.0	mA		
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C		
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C		
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient) (Note 4)	0 lfpm 500 lfpm		42 35	°C/W		
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	1S2P (Note 4)		4.0	°C/W		
T <sub>sol</sub>	Wave Solder Pb-Free	<2 to 3 sec @ 260°C		265	°C		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

4. JEDEC standard multilayer board – 1S2P (1 signal, 2 power)

## Table 5. DC CHARACTERISTICS, POSITIVE CML OUTPUT

 $(V_{CC} = 2.5 \text{ V}; V_{EE} = 0 \text{ V}) \text{ (Note 5)}$ 

		-40°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
POWER	SUPPLY CURRENT	•									
I <sub>CC</sub>	Positive Power Supply Current	37	43	51	37	43	51	37	43	51	mA
CML OU	TPUTS (Note 6)	•									
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> – 40	V <sub>CC</sub> -	V <sub>CC</sub>	V <sub>CC</sub> – 40	V <sub>CC</sub> -	V <sub>CC</sub>	V <sub>CC</sub> – 40	V <sub>CC</sub> –	V <sub>CC</sub>	mV
V <sub>OL</sub>	Output LOW Voltage		V <sub>CC</sub> - 400	V <sub>CC</sub> - 330		V <sub>CC</sub> - 400	V <sub>CC</sub> - 330		V <sub>CC</sub> - 400	V <sub>CC</sub> - 330	mV
DIFFERE	NTIAL CLOCK INPUTS DRIVEN SING	SLE-END	<b>ED</b> (Figu	res 8 & 1	0) (Note	7)	•	•	•	•	
$V_{IH}$	Input HIGH Voltage	1200		$V_{CC}$	1200		$V_{CC}$	1200		$V_{CC}$	mV
V <sub>IL</sub>	Input LOW Voltage	0		V <sub>IH</sub> – 150	0		V <sub>IH</sub> – 150	0		V <sub>IH</sub> – 150	mV
$V_{th}$	Input Threshold Voltage Range (Note 8)	950		V <sub>CC</sub> – 75	950		V <sub>CC</sub> – 75	950		V <sub>CC</sub> – 75	mV
$V_{ISE}$	Single-Ended Input Voltage (V <sub>IH</sub> – V <sub>IL</sub> )	150		2600	150		2600	150		260	mV
$V_{BB}$	ECL Reference Output Voltage	1075	1170	1265	1075	1170	1265	1075	1170	1265	mV
DIFFERE	ENTIAL INPUTS DRIVEN DIFFERENTI	<b>ALLY</b> (Fi	gures 9 8	(11) (Not	e 9)						
$V_{IHD}$	Differential Input HIGH Voltage	1200		$V_{CC}$	1200		$V_{CC}$	1200		$V_{CC}$	mV
$V_{ILD}$	Differential Input LOW Voltage	0		V <sub>IHD</sub> – 75	0		V <sub>IHD</sub> – 75	0		V <sub>IHD</sub> – 75	mV
$V_{ID}$	Differential Input Voltage (V <sub>IHD</sub> – V <sub>ILD</sub> )	75		2600	75		2600	75		2600	mV
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Note 10) (Figure 12)	1200		2500	1200		2500	1200		2500	mV
I <sub>IH</sub>	Input HIGH Current (@V <sub>IH</sub> )		60	100		60	100		60	100	μΑ
I <sub>IL</sub>	Input LOW Current (@V <sub>IL</sub> )		25	50		25	50		25	50	μΑ
TERMINA	ATION RESISTORS										
R <sub>TIN</sub>	Internal Input Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
R <sub>TOUT</sub>	Internal Output Termination Resistor	45	50	55	45	50	55	45	50	55	Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 5. Input and output parameters vary 1:1 with  $V_{CC}$ .

  6. All loading with 50  $\Omega$  to  $V_{CC}$  2.0  $V_{CC}$ .

  7.  $V_{th}$ ,  $V_{IL}$ , and  $V_{ISE}$  parameters must be complied with simultaneously.

  8.  $V_{th}$  is applied to the complementary input when operating in single-ended mode.  $V_{th} = (V_{IH} V_{IL}) / 2$ .
- 9. V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub> and V<sub>IHCMR</sub> parameters must be complied with simultaneously.

  10. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

## Table 6. DC CHARACTERISTICS, POSITIVE CML OUTPUT

 $(V_{CC} = 3.3 \text{ V}; V_{EE} = 0 \text{ V}) \text{ (Note 11)}$ 

		-40°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
POWER	SUPPLY CURRENT	•	•	•	•	•	•	•	•		•
I <sub>CC</sub>	Positive Power Supply Current	37	43	51	37	43	51	37	43	51	mA
CML OU	TPUTS (Note 12)										
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> – 40	V <sub>CC</sub> – 10	V <sub>CC</sub>	V <sub>CC</sub> – 40	V <sub>CC</sub> – 10	V <sub>CC</sub>	V <sub>CC</sub> – 40	V <sub>CC</sub> –	V <sub>CC</sub>	mV
V <sub>OL</sub>	Output LOW Voltage		V <sub>CC</sub> - 400	V <sub>CC</sub> - 330		V <sub>CC</sub> – 400	V <sub>CC</sub> - 330		V <sub>CC</sub> - 400	V <sub>CC</sub> - 330	mV
DIFFERE	NTIAL CLOCK INPUTS DRIVEN SING	SLE-END	<b>ED</b> (Figu	res 8 & 1	0) (Note	13)					•
V <sub>IH</sub>	Input HIGH Voltage	1200		$V_{CC}$	1200		V <sub>CC</sub>	1200		V <sub>CC</sub>	mV
V <sub>IL</sub>	Input LOW Voltage	0		V <sub>IH</sub> – 150	0		V <sub>IH</sub> – 150	0		V <sub>IH</sub> – 150	mV
$V_{th}$	Input Threshold Voltage Range (Note 14)	950		V <sub>CC</sub> – 75	950		V <sub>CC</sub> – 75	950		V <sub>CC</sub> – 75	mV
V <sub>ISE</sub>	Single-Ended Input Voltage (V <sub>IH</sub> – V <sub>IL</sub> )	150		2600	150		2600	150		260	mV
$V_{BB}$	ECL Reference Voltage Output	1875	1970	2065	1875	1970	2065	1875	1970	2065	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTI	<b>ALLY</b> (Fi	gures 9 8	(11) (Not	e 15)						
$V_{IHD}$	Differential Input HIGH Voltage	1200		$V_{CC}$	1200		V <sub>CC</sub>	1200		$V_{CC}$	mV
$V_{ILD}$	Differential Input LOW Voltage	0		V <sub>IHD</sub> – 75	0		V <sub>IHD</sub> – 75	0		V <sub>IHD</sub> – 75	mV
$V_{\text{ID}}$	Differential Input Voltage (V <sub>IHD</sub> – V <sub>ILD</sub> )	75		2600	75		2600	75		2600	mV
$V_{IHCMR}$	Input HIGH Voltage Common Mode Range (Note 16) (Figure 12)	1200		3300	1200		3300	1200		3300	mV
I <sub>IH</sub>	Input HIGH Current (@V <sub>IH</sub> )		60	100		60	100		60	100	μΑ
I <sub>IL</sub>	Input LOW Current (@V <sub>IL</sub> )		25	50		25	50		25	50	μΑ
TERMINA	ATION RESISTORS										
R <sub>TIN</sub>	Internal Input Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
R <sub>TOUT</sub>	Internal Output Termination Resistor	45	50	55	45	50	55	45	50	55	Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 11. Input and output parameters vary 1:1 with  $V_{CC}$ .
  12. All loading with 50  $\Omega$  to  $V_{CC}$  2.0  $V_{CC}$ .
  13.  $V_{th}$ ,  $V_{IL}$ , and  $V_{ISE}$  parameters must be complied with simultaneously.
  14.  $V_{th}$  is applied to the complementary input when operating in single-ended mode.  $V_{th} = (V_{IH} V_{IL}) / 2$ .
- 15. V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub> and V<sub>IHCMR</sub> parameters must be complied with simultaneously.

  16. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal.

## Table 7. DC CHARACTERISTICS, NEGATIVE CML OUTPUT

 $(V_{CC} = 0 \text{ V}; V_{FF} = -3.465 \text{ V} \text{ to } -2.375 \text{ V}) \text{ (Note 17)}$ 

		-40°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Uni
POWER	SUPPLY CURRENT	•	•	•	•	•	•	•	•	•	
I <sub>CC</sub>	Positive Power Supply Current	37	43	51	37	43	51	37	43	51	mΑ
CML OU	TPUTS (Note 18)										
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> – 40	V <sub>CC</sub> – 10	V <sub>CC</sub>	V <sub>CC</sub> – 40	V <sub>CC</sub> – 10	V <sub>CC</sub>	V <sub>CC</sub> – 40	V <sub>CC</sub> – 10	V <sub>CC</sub>	m∨
V <sub>OL</sub>	Output LOW Voltage		V <sub>CC</sub> – 400	V <sub>CC</sub> – 330		V <sub>CC</sub> – 400	V <sub>CC</sub> - 330		V <sub>CC</sub> - 400	V <sub>CC</sub> - 330	mV
DIFFERE	NTIAL CLOCK INPUTS DRIVEN SING	GLE-END	<b>ED</b> (Figu	res 8 & 1	0) (Note	19)					
V <sub>IH</sub>	Input HIGH Voltage	V <sub>EE</sub> + 1200		V <sub>CC</sub>	V <sub>EE</sub> + 1200		V <sub>CC</sub>	V <sub>EE</sub> + 1200		V <sub>CC</sub>	mV
$V_{IL}$	Input LOW Voltage	V <sub>EE</sub>		V <sub>IH</sub> – 150	V <sub>EE</sub>		V <sub>IH</sub> – 150	V <sub>EE</sub>		V <sub>IH</sub> – 150	m∨
V <sub>th</sub>	Input Threshold Voltage Range (Note 20)	V <sub>EE</sub> + 950		V <sub>CC</sub> – 75	V <sub>EE</sub> + 950		V <sub>CC</sub> – 75	V <sub>EE</sub> + 950		V <sub>CC</sub> – 75	m∨
V <sub>ISE</sub>	Single-Ended Input Voltage (V <sub>IH</sub> – V <sub>IL</sub> )	150		2600	150		2600	150		260	m∨
$V_{BB}$	ECL Reference Voltage Output	-1425	-1330	-1235	-1425	-1330	-1235	-1425	-1330	-1235	m۷
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENT	ALLY (Fi	gures 9 8	(11) (Not	e 21)						
$V_{IHD}$	Differential Input HIGH Voltage	V <sub>EE</sub> + 1200		V <sub>CC</sub>	V <sub>EE</sub> + 1200		V <sub>CC</sub>	V <sub>EE</sub> + 1200		V <sub>CC</sub>	m∨
$V_{ILD}$	Differential Input LOW Voltage	V <sub>EE</sub>		V <sub>IHD</sub> – 75	V <sub>EE</sub>		V <sub>IHD</sub> – 75	V <sub>EE</sub>		V <sub>IHD</sub> – 75	m∨
$V_{ID}$	Differential Input Voltage (V <sub>IHD</sub> – V <sub>ILD</sub> )	75		2600	75		2600	75		2600	m∨
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Note 22) (Figure 12)	V <sub>EE</sub> + 1200		V <sub>CC</sub>	V <sub>EE</sub> + 1200		V <sub>CC</sub>	V <sub>EE</sub> + 1200		V <sub>CC</sub>	m∨
I <sub>IH</sub>	Input HIGH Current (@V <sub>IH</sub> )		60	100		60	100		60	100	μΑ
I <sub>IL</sub>	Input LOW Current (@V <sub>IL</sub> )		25	50		25	50		25	50	μΑ
TERMINA	ATION RESISTORS										
R <sub>TIN</sub>	Internal Input Termination Resistor	45	50	55	45	50	55	45	50	55	Ω
R <sub>TOUT</sub>	Internal Output Termination Resistor	45	50	55	45	50	55	45	50	55	Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 17. Input and output parameters vary 1:1 with V<sub>CC</sub>.
- 18. All loading with 50  $\Omega$  to V<sub>CC</sub> 2.0 V.
- 19.  $V_{th}$ ,  $V_{IH}$ ,  $V_{IL}$ , and  $V_{ISE}$  parameters must be complied with simultaneously. 20.  $V_{th}$  is applied to the complementary input when operating in single-ended mode.  $V_{th} = (V_{IH} V_{IL}) / 2$ .
- 21. V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub> and V<sub>IHCMR</sub> parameters must be complied with simultaneously.
- 22. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential input signal.

## **Table 8. AC CHARACTERISTICS**

 $(V_{CC} = 0 \text{ V}; V_{EE} = -3.465 \text{ V} \text{ to } -2.375 \text{ V} \text{ or } V_{CC} = 2.375 \text{ V} \text{ to } 3.465 \text{ V}; V_{EE} = 0 \text{ V})$ 

			-40°C			25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>OUTPP</sub>	$ \begin{array}{ll} \text{Output Voltage Amplitude} & \text{$f_{in}$ < 7 GHz} \\ \text{(See Figure 4) (Note 23)} & \text{$f_{in}$ < 10 GHz} \end{array} $	300 200	400 250		300 200	400 250		300 100	400 150		mV
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Output Differential	90	110	150	100	120	150	100	125	155	ps
t <sub>SKEW</sub>	Duty Cycle Skew (Note 24)		3	15		3	15		3	15	ps
t <sub>JITTER</sub>	RMS Random Clock Jitter (Note 26)  fin < 10 GHz Peak-to-Peak Data Dependent Jitter (Note 27)  fin < 10 Gb/s		0.2	1 15		0.2	1 15		0.2 8	1.0 15	ps
V <sub>INPP</sub>	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 25)	75		2500	75		2500	75		2500	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times @ 1 GHz Q, Q (20% – 80%)	21	35	53	21	35	53	21	35	53	ps

- 23. Measured using a 400 mV source, 50% duty cycle clock source. All loading with 50  $\Omega$  to  $V_{CC}$ . Input edge rates 40 ps (20% 80%).
- 24. See Figure 13 t<sub>skew</sub> = |t<sub>PLH</sub> t<sub>PHL</sub>| for a nominal 50% differential clock input waveform.

  25. V<sub>INPP(max)</sub> cannot exceed V<sub>CC</sub> V<sub>EE</sub>. (Applicable only when V<sub>CC</sub> V<sub>EE</sub> < 2500 mV). Input voltage swing is a single-ended measurement operating in differential mode.
- 26. Additive RMS jitter with 50% duty cycle clock signal at 10GHz.
- 27. Additive Peak-to-Peak data dependent jitter with NRZ PRBS231-1 data rate at 10 Gb/s.




Figure 4. Output Voltage Amplitude (VOUTPP) versus Input Clock Frequency (fin) at Ambient Temperature (Typical)

# **Application Information**

All inputs can accept PECL, CML, and LVDS signal levels. The input voltage can range from  $V_{CC}$  to 1.2 V.

Examples interfaces are illustrated below in a 50  $\Omega$  environment (Z = 50  $\Omega$ ).




Figure 5. CML to CML Interface




Figure 7. PECL to CML Receiver Interface




Figure 6. LVDS to CML Receiver Interface




Figure 8. Differential Input Driven Single-Ended




Figure 9. Differential Inputs Driven Differentially




Figure 10. V<sub>th</sub> Diagram




Figure 11. Differential Inputs Driven Differentially




Figure 12. V<sub>IHCMR</sub> Diagram




Figure 13. AC Reference Measurement





Figure 14. Typical Termination for Output Driver and Device Evaluation (Refer to Application Note AND8020 – Termination of ECL Logic Devices)

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>			
NBSG16MMNG	QFN-16 (Pb-Free / Halide-Free)	123 Units / Tube			
NBSG16MMNR2G	QFN-16 (Pb-Free / Halide-Free)	3000 / Tape & Reel			

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

The products described herein (NBSG16M), may be covered by U.S. patents including 6,362,644. There may be other patents pending.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC on on convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/A

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative