Product data sheet

1. General description

The NCA9548A-Q100 is an octal bidirectional translating switch controlled via the I²C-bus. The SCL/SDA upstream pair fans out to eight downstream pairs, or channels. Any individual SCn/SDn channel or combination of channels can be selected, determined by the contents of the programmable control register.

An active LOW reset input allows the NCA9548A-Q100 to recover from a situation where one of the downstream I²C-buses is stuck in a LOW state. Pulling the RESET pin LOW resets the I²C-bus state machine and causes all the channels to be deselected as does the internal Power-on reset function.

The pass gates of the switches are constructed such that the V_{CC} pin can be used to limit the maximum high voltage which will be passed by the NCA9548A-Q100. This allows the use of different bus voltages on each pair, so that 1.8 V or 2.5 V or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 6 V tolerant.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- 1-of-8 bidirectional translating switches
- I²C-bus interface logic; compatible with SMBus standards
- · Active LOW reset input
- Three address pins allowing up to eight devices on the I²C-bus
- Channel selection via l²C-bus, in any combination
- · Power-up with all switch channels deselected
- Low R_{on} switches
- Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses
- · No glitch on power-up
- · Supports hot insertion
- · Low standby current
- Operating power supply voltage range of 1.65 V to 5.5 V
- 6 V tolerant inputs
- 0 Hz to 400 kHz clock frequency
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Two packages offered: TSSOP24, and HWQFN24
- · ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2 kV
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1 kV



3. Ordering information

Table 1. Ordering information


Type number	Package									
	Temperature range Name Description									
NCA9548APW-Q100	-40 °C to +125 °C	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1						
NCA9548ABY-Q100	-40 °C to +125 °C		plastic thermal enhanced very very thin Quad Flat packages; no leads; 24 terminals; 0.5 mm pitch; 4 × 4 × 0.75 mm body	SOT8041-1						


4. Marking

Table 2. Marking

Type number	Marking code
NCA9548APW-Q100	NCA9548
NCA9548ABY-Q100	CA9548


5. Block diagram





6. Pinning information

6.1. Pinning



6.2. Pin description

Table 3. Pin description

Symbol	Pin		Description					
	TSSOP24	HVQFN24						
A0	1	22	address input 0					
A1	2	23	address input 1					
RESET	3	24	active LOW reset input					
SD0	4	1	serial data 0					
SC0	5	2	serial clock 0					
SD1	6	3	serial data 1					
SC1	7	4	serial clock 1					
SD2	8	5	serial data 2					
SC2	9	6	serial clock 2					
SD3	10	7	serial data 3					
SC3	11	8	serial clock 3					
GND	12	9 [1]	supply ground					
SD4	13	10	serial data 4					
SC4	14	11	serial clock 4					
SD5	15	12	serial data 5					

Symbol	Pin		Description
	TSSOP24	HVQFN24	
SC5	16	13	serial clock 5
SD6	17	14	serial data 6
SC6	18	15	serial clock 6
SD7	19	16	serial data 7
SC7	20	17	serial clock 7
A2	21	18	address input 2
SCL	22	19	serial clock line
SDA	23	20	serial data line
V _{CC}	24	21	supply voltage


^[1] HWQFN24 package die supply ground is connected to both the GND pin and the exposed center pad. The GND pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.

7. Functional description

Refer to Fig. 2.

7.1. Device address


Following a START condition, the bus controller must output the address of the target it is accessing. The address of the NCA9548A-Q100 is shown in <u>Fig. 5</u>. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.



The last bit of the target address defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

7.2. Control register

Following the successful acknowledgement of the target address, the bus controller will send a byte to the NCA9548A-Q100, which will be stored in the control register. If multiple bytes are received by the NCA9548A-Q100, it will save the last byte received. This register can be written and read via the I²C-bus.



7.2.1. Control register definition

One or several SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the NCA9548A-Q100 has been addressed. The contents of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a STOP condition has been placed on the I²C-bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

Table 4. Control register: Write-channel selection; Read-channel status

B7	В6	B5	B4	В3	B2	B1	В0	Command
Х	Х	Х	Х	X	Х	Х	0	channel 0 disabled
^	^	^	^	^	^	^	1	channel 0 enabled
Х	Х	Х	Х	Х	Х	0	x	channel 1 disabled
^	^	^	^	^	^	1	^	channel 1 enabled
Х	Х	Х	Х	Х	0	X	Х	channel 2 disabled
^	^	^	^	^	1	^	^	channel 2 enabled
Х	Х	Х	Х	0	X	Х	Х	channel 3 disabled
^	^	^	^	1	^	^	^	channel 3 enabled
Х	Х	Х	0	_ x	Х	Х	Х	channel 4 disabled
^	^	^	1	_^	^	^	^	channel 4 enabled
Х	Х	0	x	х	Х	Х	Х	channel 5 disabled
^	^	1	_^	^	^	^	^	channel 5 enabled
Х	0	X	Х	Х	Х	Х	Х	channel 6 disabled
^	1	^	^	^	^	^	^	channel 6 enabled
0	X	Х	Х	Х	Х	Х	Х	channel 7 disabled
1	^	^	^	^	^	^	^	channel 7 enabled

Remark: Multiple channels can be enabled at the same time. Example: B7 = 0, B6 = 1, B5 = 0, B4 = 0, B3 = 1, B2 = 1, B1 = 0, B0 = 0, means that channels 7, 5, 4, 1 and 0 are disabled and channels 6, 3, and 2 are enabled. Care should be taken not to exceed the maximum bus capacitance. Default condition is all zeroes.

7.3. RESET input

The RESET input is an active LOW signal which may be used to recover from a bus fault condition. By asserting this signal LOW for a minimum of $t_{w(rst)L}$, the NCA9548A-Q100 will reset its register and I²C-bus state machine and will deselect all channels. The RESET input must be connected to V_{CC} through a pull-up resistor.

7.4. Power-on reset

When power is applied to V_{CC} , an internal Power-On Reset (POR) holds the NCA9548A-Q100 in a reset condition until V_{CC} has reached V_{PORR} . At this point, the reset condition is released and the NCA9548A-Q100 register and I²C-bus state machine are initialized to their default states (all zeroes) causing all the channels to be deselected. V_{CC} must be lowered below 0.2 V for at least 5 μ s in order to reset the device.

7.5. Voltage translation

The pass gate transistors of the NCA9548A-Q100 are constructed such that the V_{CC} voltage can be used to limit the maximum voltage that will be passed from one I²C-bus to another.




Fig. 7 shows the voltage characteristics of the pass gate transistors (note that the NCA9548A-Q100 is only tested at the points specified in Section 13 of this data sheet). In order for the NCA9548A-Q100 to act as a voltage translator, the V_{pass} voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then V_{pass} should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. Looking at Fig. 7, we see that $V_{pass(max)}$ will be at 2.7 V when the NCA9548A-Q100 supply voltage is 3.5 V or lower, so the NCA9548A-Q100 supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Fig. 15).


More Information can be found in Application Note AN<TBD>: NCA954x family of I2C/SMBus multiplexers and switches.

8. Characteristics of the I²C-bus

The I²C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


8.1. Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (START and STOP conditions) (see Fig. 9).




8.2. START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Fig. 10).



8.3. System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'controller' and the devices which are controlled by the controller are the 'targets' (see Fig. 11).




8.4. Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the controller generates an extra acknowledge related clock pulse.


A target receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a controller must generate an acknowledge after the reception of each byte that has been clocked out of the target transmitter. The device that acknowledges has to pull-down the SDA line during the acknowledge clock pulse so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A controller receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the target. In this event, the transmitter must leave the data line HIGH to enable the controller to generate a STOP condition.




8.5. Bus transactions


Data is transmitted to the NCA9548A-Q100 control register using the Write mode as shown in Fig. 13.



Data is read from NCA9548A-Q100 using the Read mode as shown in Fig. 14.



9. Application design-in information



10. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I _I	input current		-	±20	mA
Io	output current		-	±25	mA
I _{CC}	supply current		-	±100	mA
I _{GND}	ground supply current		-	±100	mA
P _{tot}	total power dissipation		-	400	mW
T _{j(max)}	maximum junction temperature		-	125	°C
T _{stg}	storage temperature		-65	+150	°C

11. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		1.65	+5.5	V
VI	input voltage	A0, A1, A2, RESET	-0.5	+6.0	V
V _{I/O}	input/output voltage	SCL, SDA, SCn, SDn	-0.5	+6.0	V
T _{amb}	ambient temperature	operating in free air	-40	+125	°C

12. Thermal characteristics

Table 7. Thermal characteristics

Symbol	Parameter	Conditions	Max	Unit
$Z_{th(j-a)}$	transient thermal impedance from junction to ambient	TSSOP24 package [1]	100	K/W
		HWQFN24 package [1]	32.6	K/W

^[1] The package thermal impedance is calculated in accordance with JESD 51-7.

13. Static characteristics

Table 8. Static characteristics

At recommended operating conditions. Voltages are referenced to ground (GND = 0 V).

Symbol	Parameter	Conditions	-40 '	°C to +8	85 °C	-40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
Supply								
I _{CC}	supply current	operating mode; V _I = V _{CC} or GND; no load						
		f _{SCL} = 400 kHz; V _{CC} = 5.5 V	-	39	40	-	40	μΑ
	$f_{SCL} = 400 \text{ kHz; } V_{CC} = 3.6 \text{ V}$		-	15	16	-	16	μΑ
		f_{SCL} = 400 kHz; V_{CC} = 2.7 V	-	8	9	-	9	μΑ
		f _{SCL} = 400 kHz; V _{CC} = 1.65 V	-	3.5	4	-	4	μΑ
		f _{SCL} = 100 kHz; V _{CC} = 5.5 V	-	14.8	15	-	15	μΑ
		f _{SCL} = 100 kHz; V _{CC} = 3.6 V	-	4.7	5	-	5	μΑ
		f _{SCL} = 100 kHz; V _{CC} = 2.7 V	-	2.2	3	-	3	μΑ
		f _{SCL} = 100 kHz; V _{CC} = 1.65 V	-	1	2	-	2	μΑ
		standby mode; V _I = V _{CC} or GND				-		
		V _{CC} = 5.5 V	-	0.1	1	-	1	μΑ
		V _{CC} = 3.6 V	-	0.1	1	-	1	μΑ
		V _{CC} = 2.7 V	-	0.1	1	-	1	μΑ
		V _{CC} = 1.65 V	-	0.1	1	-	1	μΑ
ΔI _{CC}	additional supply current	SCL, SDA, RESET, A0, A1, A2; one input at V _{CC} - 0.6 V, other inputs at V _{CC} or GND; V _{CC} = 1.65 to 5.5 V	-	3	16	3	18	μA
V _{PORR}	power-on reset voltage	no load; V _I = V _{CC} or GND	-	1.2	1.5	1.2	1.5	V
Input SC	L; input/output SD	A						
V _{IL}	LOW-level input voltage		-0.5	-	+0.3V _{CC}	-	+0.3V _{CC}	V
V _{IH}	HIGH-level input voltage		0.7V _{CC}	-	6	0.7V _{CC}	6	V
I _{OL}	LOW-level output	SDA pin						
	current	V _{OL} = 0.4 V	3	6	-	3	-	mA
		V _{OL} = 0.6 V	6	9	-	6	-	mA
I _{IO}	input/output leakage current	$V_I = V_{CC}$ or GND	-1	-	+1	-1	+1	μΑ
$C_{\text{io(off)}}$	off-state input/output capacitance	V _I = GND or V _{CC}	-	12	17	-	19	pF
Select in	puts A0, A1 A2, RE	SET						
V _{IL}	LOW-level input voltage		-0.5	-	+0.3V _{CC}	-0.5	+0.3V _{CC}	V
V _{IH}	HIGH-level input voltage		0.7V _{CC}	-	6	0.7V _{CC}	6	V
I _I	input leakage current	V _I = GND or V _{CC}	-1	-	+1	-1	+1	μΑ
C _i	input capacitance	$V_I = GND \text{ or } V_{CC}$	-	2	3.5	-	3.5	pF

Symbol	Parameter	Conditions		°C to +8	5 °C	-40 °C to	Unit	
			Min	Typ[1]	Max	Min	Max	
Pass gate	е							
R _{on}	ON-state resistance	V_{CC} = 4.5 V to 5.5 V; V_{O} = 0.4 V; I_{O} = 15 mA	4	10	14	4	14	Ω
		V_{CC} = 3.0 V to 3.6 V; V_{O} = 0.4 V; I_{O} = 15 mA	5	12	16	5	16	Ω
		V_{CC} = 2.3 V to 2.7 V; V_{O} = 0.4 V; I_{O} = 10 mA	7	15	21	7	21	Ω
		V_{CC} = 1.65 V to 1.95 V; V_{O} = 0.4 V; I_{O} = 10 mA	10	25	34	10	34	Ω
V_{pass}	pass voltage	$V_{i(sw)} = V_{CC} = 4.5 \text{ V to } 5.5 \text{ V};$ $I_{o(sw)} = -100 \mu\text{A}$	2.6	3.6	4.5	2.6	4.5	V
		$V_{i(sw)} = V_{CC} = 3.0 \text{ V to } 3.6 \text{ V};$ $I_{o(sw)} = -100 \mu\text{A}$	1.5	1.9	2.8	1.5	2.8	V
		$V_{i(sw)} = V_{CC} = 2.3 \text{ V to } 2.7 \text{ V};$ $I_{o(sw)} = -100 \mu\text{A}$	1.0	1.4	1.8	0.95	1.8	V
		$V_{i(sw)} = V_{CC} = 1.65 \text{ V to } 1.95 \text{ V};$ $I_{o(sw)} = -100 \mu\text{A}$	0.55	0.9	1.25	0.45	1.2	V
I _{IO}	input/output leakage current	$V_I = V_{CC}$ or GND	-1	-	+1	-1	+1	μΑ

^[1] All typical values are measured at T_{amb} = 25 °C.

14. Dynamic characteristics

Table 9. Dynamic characteristics

At recommended operating conditions. Voltages are referenced to ground (GND = 0 V).

Parameter	Conditions				Fast-mode I ²	C-bus	Unit
			Min	Max	Min	Max	
propagation delay	from SDA to SDx, [1 or SCL to SCx	1]	-	0.3	-	0.3	ns
SCL clock frequency			0	100	0	400	kHz
bus free time between a STOP and START condition			4.7	-	1.3	-	μs
hold time (repeated) START condition	[2	2]	4.0	-	0.6	-	μs
LOW period of the SCL clock			4.7	-	1.3	-	μs
HIGH period of the SCL clock			4.0	-	0.6	-	μs
set-up time for a repeated START condition			4.7	-	0.6	-	μs
set-up time for STOP condition			4.0	-	0.6	-	μs
data hold time			0 [3]	[4]	0 [3]	[4]	μs
data set-up time			250	-	100	-	ns
rise time of both SDA and SCL signals			-	1000	20 + 0.1C _b [5]	300	ns
fall time of both SDA and SCL signals			-	300	20 + 0.1C _b [5]	300	ns
capacitive load for each bus line			-	400	-	400	pF
pulse width of spikes that must be suppressed by the input filter			-	50	-	50	ns
data valid time	HIGH-to-LOW [6	3]	-	1	-	1	μs
	LOW-to-HIGH [6	3]	-	0.6	-	0.6	μs
data valid acknowledge time			-	1	-	1	μs
LOW-level reset time			4	-	4	-	ns
reset time	SDA clear		-	500	-	500	ns
recovery time to START condition			0	-	0	-	ns
	propagation delay SCL clock frequency bus free time between a STOP and START condition hold time (repeated) START condition LOW period of the SCL clock HIGH period of the SCL clock set-up time for a repeated START condition set-up time for STOP condition data hold time data set-up time rise time of both SDA and SCL signals fall time of both SDA and SCL signals capacitive load for each bus line pulse width of spikes that must be suppressed by the input filter data valid time LOW-level reset time reset time	propagation delay from SDA to SDx, or SCL to SCx SCL clock frequency bus free time between a STOP and START condition hold time (repeated) START condition LOW period of the SCL clock HIGH period of the SCL clock set-up time for a repeated START condition set-up time for STOP condition data hold time data set-up time rise time of both SDA and SCL signals fall time of both SDA and SCL signals capacitive load for each bus line pulse width of spikes that must be suppressed by the input filter data valid time LOW-to-HIGH LOW-to-HIGH LOW-level reset time reset time SDA clear	propagation delay from SDA to SDx, [1] or SCL to SCx SCL clock frequency bus free time between a STOP and START condition hold time (repeated) START condition LOW period of the SCL clock HIGH period of the SCL clock set-up time for a repeated START condition set-up time for STOP condition data hold time data set-up time rise time of both SDA and SCL signals fall time of both SDA and SCL signals capacitive load for each bus line pulse width of spikes that must be suppressed by the input filter data valid time LOW-level reset time reset time SDA clear	PC- Min propagation delay from SDA to SDx, [1] or SCL to SCx SCL clock frequency bus free time between a STOP and START condition hold time (repeated) START condition LOW period of the SCL clock HIGH period of the SCL clock set-up time for a repeated START condition set-up time for STOP condition data hold time data set-up time rise time of both SDA and SCL signals fall time of both SDA and SCL signals capacitive load for each bus line pulse width of spikes that must be suppressed by the input filter data valid time HIGH-to-LOW [6] LOW-to-HIGH [6] - LOW-level reset time Fireset time SDA clear - ### C- Min From SDA to SDX, [1] - 0 4.7 4.7 4.7 4.7 4.7 4.7 4.7	PC-bus Min Max	PC-bus Min Max Min Min Propagation delay From SDA to SDX, or SCL to SCX 11 - 0.3 - 0.3 - 0.3 - 0.3 - 0.3 Or SCL to SCX 11 - 0.3 Or SCL to SCX 12 - 0.3 - 0.3 Or SCL to SCX 10 O 0 0 0 0 0 0 0 0	PC-bus Min Max Min Max Min Max

^[1] Pass gate propagation delay is calculated from the 20 Ω typical R_{on} and the 15 pF load capacitance.


^[2] After this period, the first clock pulse is generated.


^[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IH(min)} of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.


^[4] The maximum t_{HD;DAT} could be 3.45 μs and 0.9 μs for Standard-mode and Fast-mode, but must be less than the maximum of t_{VD;DAT} or t_{VD;ACK} by a transition time. This maximum must only be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.

^[5] C_b = total capacitance of one bus line in pF.

^[6] Measurements taken with 1 $k\Omega$ pull-up resistor and 50 pF load.







15. Power-on reset requirements

In the event of a glitch or data corruption, NCA9548A-Q100 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application. The power-on reset feature is shown in Fig. 19.





Table 10 specifies the performance of the power-on reset feature for NCA9548A-Q100.

Table 10. Recommended supply sequencing and ramp rates

 T_{amb} = 25 °C (unless otherwise noted). Not tested; specified by design.

Symbol	Parameter	Condition	Ta	Unit		
			Min	Тур	Max	
$t_{rise(V_{CC})}$	supply rise time	see <u>Fig. 19</u>	0.1	-	100	ms
t _{fall(Vcc)}	supply fall time	see <u>Fig. 19</u>	1	-	100	ms
t _{d(rst)}	reset delay time	see <u>Fig. 19</u>	5	-	-	μs
V _{CC(gl)}	minimum glitch supply voltage	level that V_{CC} can glitch down to with a ramp rate of 0.4 μ s/V, but not cause a functional disruption when $t_{w(gl)V_{CC}}$ < 1 μ s; see Fig. 20	-	-	1.2	V
t _{w(gl)V_{CC}}	supply voltage glitch pulse width	glitch width that will not cause a functional disruption when $V_{CC(gl)} = 0.5 \times V_{CC}$; see Fig. 20	-	-	10	μs


Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width $(t_{w(gl)V_{CC}})$ and glitch level $(V_{CC(gl)})$ are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Fig. 20 and Table 10 provide more information on how to measure these specifications.



16. Package outline

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

sot355-1_po

OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT355-1		MO-153				-03-02-19 24-11-07
)	24-11-07

Fig. 21. Package outline SOT355-1 (TSSOP24)




Fig. 22. Package outline SOT8041-1 (HWQFN24)

17. Abbreviations

Table 11. Abbreviations

Acronym	Description
CDM	Charged Device Model
ESD	ElectroStatic Discharge
НВМ	Human Body Model
IC	Integrated Circuit
I ² C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
LSB	Least Significant Bit
MSB	Most Significant Bit
PCB	Printed-Circuit Board
POR	Power-On Reset
SMBus	System Management Bus

18. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
NCA9548A_Q100 v.1	20250820	Product data sheet	-	-

19. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1. General description	
2. Features and benefits	
3. Ordering information	
4. Marking	
5. Block diagram	
6. Pinning information	
6.1. Pinning	
6.2. Pin description	
7. Functional description	5
7.1. Device address	5
7.2. Control register	5
7.2.1. Control register definition	6
7.3. RESET input	7
7.4. Power-on reset	7
7.5. Voltage translation	7
8. Characteristics of the I ² C-bus	8
8.1. Bit transfer	8
8.2. START and STOP conditions	8
8.3. System configuration	8
8.4. Acknowledge	9
8.5. Bus transactions	9
9. Application design-in information	10
10. Limiting values	11
11. Recommended operating conditions	11
12. Thermal characteristics	
13. Static characteristics	12
14. Dynamic characteristics	14
15. Power-on reset requirements	16
16. Package outline	17
17. Abbreviations	19
18. Revision history	19
19. Legal information	20
Novnoria B V 2025 All rights reserved	

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 20 August 2025

Nexperia B.V. 2025. All rights reserved