# onsemi

# Integrated Driver and MOSFET

## NCP252161

The NCP252161 integrates a MOSFET driver, high-side MOSFET and low-side MOSFET into a single package.

The driver and MOSFETs have been optimized for high-current DC-DC buck power conversion applications. The NCP252161 integrated solution greatly reduces package parasitics and board space compared to a discrete component solution.

#### Features

- Capable of Average Currents up to 60 A
- Capable of Peak Currents up to 80 A with 10 µs Pulse
- Capable of Switching at Frequencies up to 2 MHz
- Compatible with 3.3 V or 5 V PWM Input
- Responds Properly to 3-level PWM Inputs
- Option for Zero Cross Detection with 3-level PWM
- Internal Bootstrap Diode
- Undervoltage Lockout
- Supports Intel® Power State 4
- Thermal Warning output

#### Applications

- Desktop and All-in-One Computers, V-Core and Non-V-Core DC-DC Converters
- High-Current DC-DC Point-of-Load Converters
- Small Form-Factor Voltage Regulator Modules






Figure 1. Application Schematic




CASE 483BR








YY = Year WW = Work Week



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP252161MNTWG	PQFN31	3000 / Tape
	(Pb-Free)	& Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



## Table 1. PIN LIST AND DESCRIPTION

Pin No.	Symbol	Description
1	PWM	PWM Control Input and Zero Current Detection Enable; When DISB#=Low, the internal resistor di- vider will always be connected regardless SMOD# status.
2	SMOD#	<ul> <li>Skip Mode pin. 3-state input (DISB#=High, see Table 6):</li> <li>SMOD# = High → Normal PWM operation without ZCD. Connects PWM to internal resistor divider placing a bias voltage on PWM pin.</li> <li>SMOD# = Mid → Disconnects internal resistor divider to PWM. Otherwise, logic is equivalent to SMOD# in the LO state.</li> <li>SMOD# = Low → State of PWM determines whether the NCP252161 performs ZCD or not. And connects PWM to internal resistor divider placing a bias voltage on PWM pin.</li> <li>There is an internal pull-down resistor to GND on this pin.</li> </ul>
3	VCC	Control Power Supply Input
4, 32	CGND, AGND	Signal Ground (pin 4 and pad 32 are internally connected)
5	BOOT	Bootstrap Voltage
6	nc	Open pin (not used)
7	PHASE	Bootstrap Capacitor Return
8–11	VIN	Conversion Supply Power Input
12–15, 28	PGND	Power Ground
16–26	VSW	Switch Node Output
27, 33	GL	Low Side FET Gate Access (pin 27 and pad 33 are internally connected)
29	VCCD	Driver Power Supply Input
30	THWN	Thermal warning indicator. This is an open-drain output. When the temperature at the driver die reaches $T_{\rm THWN}$ , this pin is pulled low.
31	DISB#	Output disable pin. When this pin is pulled to a logic high level, the driver is enabled. There is an internal pull-down resistor on this pin.

Pin Name / Parameter	Min	Max	Unit
VCC, VCCD	-0.3	6.5	V
VIN	-0.3	30	V
BOOT (DC)	-0.3	30	V
BOOT (< 20 ns)	-0.3	35	V
BOOT to PHASE (DC)	-0.3	6.5	V
VSW, PHASE (DC)	-0.3	30	V
VSW, PHASE (< 20 ns)	-5	36	V
All Other Pins	-0.3	V <sub>VCC</sub> + 0.3	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### Table 3. THERMAL INFORMATION

Rating	Symbol	Value	Unit
Thermal Desistance (under On Semi SDS Thermal Deard)	θ <sub>JA</sub>	12.4	°C/W
Thermal Resistance (under On Semi SPS Thermal Board)	$\theta_{J-PCB}$	1.8	°C/W
Operating Junction Temperature Range (Note 1)	TJ	-40 to +150	°C
Operating Ambient Temperature Range	T <sub>A</sub>	-40 to +125	°C
Maximum Storage Temperature Range	T <sub>STG</sub>	-55 to +150	°C
Moisture Sensitivity Level	MSL	1	

1. The maximum package power dissipation must be observed.

2. JESD 51-5 (1S2P Direct-Attach Method) with 0 LFM

3. JESD 51-7 (1S2P Direct-Attach Method) with 0 LFM

#### Table 4. RECOMMENDED OPERATING CONDITIONS

Parameter	Pin Name	Conditions	Min	Тур	Max	Unit
Supply Voltage Range	VCC, VCCD		4.5	5.0	5.5	V
BOOT to PHASE	V <sub>BOOT-PHASE</sub>		4.1	4.6	5.1	V
Conversion Voltage	VIN		4.5	12	16	V
Junction Temperature			-40		125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

**Table 5. ELECTRICAL CHARACTERISTICS** $(V_{VCC} = V_{VCCD} = 5.0 \text{ V}, V_{VIN} = 12 \text{ V}, V_{DISB\#} = 2.0 \text{ V}, C_{VCCD} = C_{VCC} = 0.1 \mu \text{F}$  unless specified otherwise) Min/Max values are valid for the temperature range  $-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$  unless noted otherwise, and are guaranteed by test, design or statistical correlation.)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
VCC SUPPLY CURRENT			•		•	
Operating		DISB# = 5 V, PWM = 400 kHz	-	1	2	mA
No switching		DISB# = 5 V, PWM = 0 V	-	-	2	mA
Disabled		DISB# = 0 V, SMOD# = 5 V	-	0.4	1	μΑ
		DISB# = 0 V, SMOD# = GND	-	0.4	1	μΑ
UVLO Start Threshold	V <sub>UVLO</sub>	VCC rising	3.65	-	4.1	V
UVLO Hysteresis			400	500	-	mV
VCCD SUPPLY CURRENT						
Enabled, No switching		DISB# = 5 V, PWM = 0 V, V <sub>PHASED</sub> = 0 V	-	175	300	μΑ
Disabled		DISB# = 0 V	-	0.4	1	μΑ
Operating		DISB# = 5 V, PWM = 400 kHz	-	-	30	mA
DISB# INPUT						
Input Resistance		To Ground	-	467	-	kΩ
Upper Threshold	V <sub>UPPER</sub>		-	-	2.0	V

Upper Threshold	V <sub>UPPER</sub>		-	-	2.0	V
Lower Threshold	V <sub>LOWER</sub>		0.8	-	-	V
Hysteresis		V <sub>UPPER</sub> – V <sub>LOWER</sub>	200	-	-	mV
Enable Delay Time		Time from DISB# transitioning HI to when VSW responds to PWM.	_	28	50	μs
Disable Delay Time		Time from DISB# transitioning LOW to when both output FETs are off.	-	21	50	ns

#### SMOD# INPUT

SMOD# Input Voltage High	V <sub>SMOD_HI</sub>		2.65	-	-	V
SMOD# Input Voltage Mid-state	V <sub>SMOD#_MID</sub>		1.2	-	2.0	V
SMOD# Input Voltage Low	V <sub>SMOD_LO</sub>		-	-	0.7	V
SMOD# Input Resistance	R <sub>SMOD#_DOWN</sub>	Pull-down resistance to GND	-	455	-	kΩ
SMOD# Propagation Delay, Falling	T <sub>SMOD#_PD_F</sub>	SMOD# = Low to GL = 90%, PWM = MID	-	28	60	ns
SMOD# Propagation Delay, Rising	T <sub>SMOD#_PD_R</sub>	SMOD# = High to GL = 10%, PWM = MID	_	17	40	ns

#### **PWM INPUT**

Input Voltage High	V <sub>PWM_HI</sub>		2.65	-	-	V
Input Mid-state Voltage	V <sub>PWM_MID</sub>		1.2	-	2.0	V
Input Low Voltage	V <sub>PWM_LO</sub>		-	-	0.7	V
Input Resistance	R <sub>PWM_HIZ</sub>	SMOD# = V <sub>SMOD#_MID</sub>	10	-	-	MΩ
Input Resistance	R <sub>PWM_BIAS</sub>	$\begin{array}{l} SMOD \# = V_{SMOD \#\_LO} \text{ or} \\ V_{SMOD \#\_HI} \end{array}$	9.2	14.6	20	kΩ
PWM Input Bias Voltage	V <sub>PWM_BIAS</sub>	SMOD# = V <sub>SMOD#_LO</sub> or V <sub>SMOD#_HI</sub>	1.2	1.7	2.0	V
Non-overlap Delay, Leading Edge	T <sub>NOL_L</sub>	GL Falling = 1 V to GH–VSW Ris- ing = 1 V	-	13	-	ns
Non-overlap Delay, Trailing Edge	T <sub>NOL_T</sub>	GH–VSW Falling = 1 V to GL Rising = 1 V	_	12	_	ns

#### Table 5. ELECTRICAL CHARACTERISTICS

 $(V_{VCC} = V_{VCCD} = 5.0 \text{ V}, V_{VIN} = 12 \text{ V}, V_{DISB\#} = 2.0 \text{ V}, C_{VCCD} = C_{VCC} = 0.1 \mu\text{F}$  unless specified otherwise) Min/Max values are valid for the temperature range  $-40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$  unless noted otherwise, and are guaranteed by test, design or statistical correlation.)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
PWM Propagation Delay, Rising	T <sub>PWM,PD_R</sub>	PWM = High to GL = 90%	-	13	35	ns
PWM Propagation Delay, Falling	T <sub>PWM,PD_F</sub>	PWM = Low to SW = 90%	-	50	65	ns
Exiting PWM Mid-state Propagation Delay, Mid-to-Low	T <sub>PWM_EXIT_L</sub>	PWM = Mid-to-Low to GL = 10%	-	14	25	ns
Exiting PWM Mid-state Propagation Delay, Mid-to-High	T <sub>PWM_EXIT_H</sub>	PWM = Mid-to-High to SW = 10%	-	13	25	ns
ZD FUNCTION					1	1
Zero Cross Detect Threshold	V <sub>ZCD</sub>		-	-6	-	mV
ZCD Blanking + Debounce Time	t <sub>BLNK</sub>		-	330	-	ns
THERMAL WARNING						•
Thermal Warning Temperature	T <sub>THWN</sub>	Temperature at Driver Die	-	150	-	°C
Thermal Warning Hysteresis	T <sub>THWN_HYS</sub>		-	15	-	°C
THWM Open Drain Current	I <sub>THWN</sub>		-	-	5	mA
BOOST STRAP DIODE						
Forward Voltage		Forward Bias Current = 2.0 mA	-	380	-	mV
HIGH-SIDE DRIVER	·			•		•
Output Impedance, Sourcing	R <sub>SOURCE_GH</sub>	Source Current = 100 mA	-	0.9	-	Ω
Output Impedance, Sinking	R <sub>SINK_GH</sub>	Sink Current = 100 mA	-	0.7	-	Ω
LOW-SIDE DRIVER						
Output Impedance, Sourcing	R <sub>SOURCE_GL</sub>	Source Current = 100 mA	-	0.9	-	Ω
Output Impedance, Sinking	R <sub>SINK_GL</sub>	Sink Current = 100 mA	-	0.4	-	Ω
GL Rise Time	T <sub>R_GL</sub>	GL = 10% to 90%	-	12	-	ns
GL Fall Time	T <sub>F GL</sub>	GL = 90% to 10%	-	6	-	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### Table 6. LOGIC TABLE

INPUT TRUTH TABLE							
DISB#	PWM	SMOD# (Note 4)	GH (not a pin)	GL			
L	Х	Х	L	L			
Н	Н	Х	Н	L			
Н	L	Н	L	Н			
Н	L	L or MID	L	ZCD (Note 5)			
Н	MID	Х	L	L (Note 6)			

4. While the part is enabled (DISB#=High), PWM input is driven to mid-state with internal divider resistors when SMOD# =Low or High, PWM input is high impedance with internal resistor divider disconnected when SMOD#=Mid.

5. GL goes low following 80 ns de-bounce time, 250 ns blanking time and then SW exceeding ZCD threshold.

6. There is no delay before GL goes low.

#### **TYPICAL PERFORMANCE CHARACTERISTICS**

(Test Conditions: V<sub>IN</sub>=12 V, V<sub>CC</sub>=PV<sub>CC</sub>=5 V, V<sub>OUT</sub>=1 V, L<sub>OUT</sub>=250 nH, T<sub>A</sub>=25°C and natural convection cooling, unless otherwise noted)








Figure 3. Safe Operating Area with 12 VIN













Figure 7. Power Loss vs. Switching Frequency

19 16Vin, 250kHz 16Vin, 500kHz 16Vin, 750kHz 16Vin, 1000kHz 1 0 5 15 25 35 50 0 10 20 30 40 45 Module Output Current, IOUT [A]


Figure 6. Power Loss vs. Output Current with 16  $$V_{\rm IN}$$ 






#### **TYPICAL PERFORMANCE CHARACTERISTICS**

(Test Conditions: V<sub>IN</sub>=12 V, V<sub>CC</sub>=PV<sub>CC</sub>=5 V, V<sub>OUT</sub>=1 V, L<sub>OUT</sub>=250 nH, T<sub>A</sub>=25°C and natural convection cooling, unless otherwise noted)










Figure 11. Power Loss vs. Output Inductor











Figure 12. Driver Supply Current vs. Switching Frequency



Current

#### **TYPICAL PERFORMANCE CHARACTERISTICS**

(Test Conditions: VIN=12 V, VCC=PVCC=5 V, VOUT=1 V, LOUT=250 nH, TA=25°C and natural convection cooling, unless otherwise noted)

V<sub>PWM\_HI</sub>


V<sub>PWM\_MID\_HI</sub>

V<sub>PWM\_MID\_LO</sub>

V<sub>PWM\_LO</sub>

110

85





3.0

**PWM Threshold Voltage, V<sub>PWM</sub> [V]** 1.0 1.0

0.5

-40

-15

10

 $V_{CC} = 5V$ 





Figure 16. PWM Threshold vs. Driver Supply Voltage






Driver IC Junction Temperature, T<sub>J</sub> [°C]

35

60








Figure 18. SMOD Threshold vs. Driver Supply Voltage





#### **TYPICAL PERFORMANCE CHARACTERISTICS**

(Test Conditions: V<sub>IN</sub>=12 V, V<sub>CC</sub>=PV<sub>CC</sub>=5 V, V<sub>OUT</sub>=1 V, L<sub>OUT</sub>=250 nH, T<sub>A</sub>=25°C and natural convection cooling, unless otherwise noted)




Figure 21. Body Diode Forward Voltage vs. Temperature




Figure 23. Driver Quiescent Current vs. Temperature




Figure 22. Driver Shutdown vs. Temperature

#### Theory of Operation

The NCP252161 is an integrated driver and MOSFET module designed for use in a synchronous buck converter topology. The NCP252161 supports numerous application control definitions including ZCD (Zero Current Detect) and alternately PWM Tristate control. A PWM input signal is required to control the drive signals to the high–side and low–side integrated MOSFETs.

#### Low-Side Driver

The low-side driver drives an internal, ground-referenced low- $R_{DS}(on)$  N-Channel MOSFET. The voltage supply for the low-side driver is internally connected to the VCCD and PGND pins.

#### High-Side Driver

The high-side driver drives an internal, floating low- $R_{DS}(on)$  N-channel MOSFET. The gate voltage for the high side driver is developed by a bootstrap circuit referenced to Switch Node (VSW and PHASE) pins.

The bootstrap circuit is comprised of the integrated diode and an external bootstrap capacitor and resistor. When the NCP252161 is starting up, the VSW pin is at ground, allowing the bootstrap capacitor to charge up to VCCD through the bootstrap diode (See Figure 1). When the PWM input is driven high, the high–side driver turns on the high–side MOSFET using the stored charge of the bootstrap capacitor. As the high–side MOSFET turns on, the voltage at the VSW and PHASE pins rises. When the high–side MOSFET is fully turned on, the switch node settles to VIN and the BST pin settles to VIN + VCCD (excluding parasitic ringing).

#### **Bootstrap Circuit**

The bootstrap circuit relies on an external charge storage capacitor ( $C_{BST}$ ) and an integrated diode to provide current to the HS Driver. A multi-layer ceramic capacitor (MLCC) with a value greater than 100 nF should be used as the bootstrap capacitor. An optional 1 to 4  $\Omega$  resistor in series with the bootstrap capacitor decreases the VSW overshoot.

#### **Power Supply Decoupling**

The NCP252161 sources relatively large currents into the MOSFET gates. In order to maintain a constant and stable supply voltage (VCCD) a low–ESR capacitor should be placed near the power and ground pins. A multi–layer ceramic capacitor (MLCC) between  $1 \,\mu\text{F}$  and  $4.7 \,\mu\text{F}$  is typically used.

A separate supply pin (VCC) is used to power the analog and digital circuits within the driver. A 1  $\mu$ F ceramic capacitor should be placed on this pin in close proximity to the NCP252161. It is good practice to separate the VCC and VCCD decoupling capacitors with a resistor (10  $\Omega$  typical) to avoid coupling driver noise to the analog and digital circuits that control the driver function (See Figure 1).

#### Safety Timer and Overlap Protection Circuit

It is important to avoid cross-conduction of the two MOSFETS which could result in a decrease in the power conversion efficiency or damage to the device.

The NCP252161 prevents cross-conduction by monitoring the status of the MOSFETs and applying the appropriate amount of non-overlap (NOL) time (the time between the turn-off of one MOSFET and the turn-on of the other MOSFET). When the PWM input pin is driven high, the gate of the low-side MOSFET (LSGATE) goes low after a propagation delay (tpdlGL). The time it takes for the low-side MOSFET to turn off is dependent on the total charge on the low-side MOSFET gate.

The NCP252161 monitors the gate voltage of both MOSFETs and the switch node voltage to determine the conduction status of the MOSFETs. Once the low-side MOSFET is turned off an internal timer delays (tpdhGH) the turn-on of the high-side MOSFET. When the PWM input pin goes low, the gate of the high-side MOSFET (HSGATE) goes low after the propagation delay (tpdlGH). The time to turn off the high-side MOSFET (tfGH) is dependent on the total gate charge of the high-side MOSFET. A timer is triggered once the high-side MOSFET stops conducting, to delay (tpdhGL) the turn-on of the low-side MOSFET.

#### Zero Current Detect

The Zero Current Detect PWM (ZCD\_PWM) mode is enabled when SMOD# is LO or MID (see tables 6 and 8).

With PWM set to > VPWM\_HI, GL goes low and GH goes high after the non–overlap delay. When PWM is driven to < VPWM\_HI and to > VPWM\_LO, GL goes high after the non–overlap delay, and stays high for the duration of the ZCD blanking timer ( $T_{ZCD_BLANK}$ ) and an 80 ns de–bounce timer. Once this timer expires, VSW is monitored for zero current detection, and GL is pulled low once zero current is detected. The threshold on VSW to determine zero current undergoes an auto–calibration cycle every time DISB# is brought from low to high. This auto–calibration cycle typically takes 25 µs to complete.

#### **PWM Input**

The PWM Input pin is a tri–state input used to control the HS MOSFET ON/OFF state. It also determines the state of the LS MOSFET. See Table 6 for logic operation. The PWM in some cases must operate with frequency programming resistances to ground. These resistances can range from 10 k $\Omega$  to 300 k $\Omega$  depending on the application. When SMOD# is set to < VSMOD#\_HI and > VSMOD#\_LO (Mid–State), the input impedance to the PWM input is very high in order to avoid interferences with controllers that must use programming resistances on the PWM pin.

If SMOD# is set to > VSMOD#\_HI and < VSMOD#\_LO, the PWM pin undriven default voltage is set to Mid–State with internal divider resistances.

#### Disable Input (DISB#)

The DISB# pin is used to disable the GH to the High–Side FET to prevent power transfer. The pin has a pull–down resistance to force a disabled state when it is left unconnected. DISB# can be driven from the output of a logic device or set high with a pull–up resistance to VCC.

#### Table 7. Table 2. UVLO/DISB# LOGIC TABLE

UVLO	DISB#	Driver State	
L	Х	Disabled (GH = GL = 0)	
Н	L	Disabled (GH = GL = 0)	
Н	Н	Enabled (See Table 1)	
Н	Open	Disabled (GH = GL = 0)	

#### **Thermal Warning**

The THWN pin is an open drain output. When the temperature of the driver exceeds  $T_{THWN}$ , the THWN pin is pulled low indicating a thermal warning. At this point, the part continues to function normally. When the temperature drops  $T_{THWN_{-}HYS}$  below  $T_{THWN}$ , the THWN pin goes high.

#### Skip Mode Input (SMOD#)

The SMOD# tri-state input pin has an internal pull-down resistance to GND. When driven HI, the SMOD# pin

#### VCC Undervoltage Lockout

The VCC pin is monitored by an Undervoltage Lockout Circuit (UVLO). VCC voltage above the rising threshold enables the NCP252161.

enables the low side synchronous MOSFET to operate independently of the internal ZCD function. When the SMOD# pin is set low during the PWM cycle it disables the low side MOSFET to allow discontinuous mode operation.

The NCP252161 has the capability of internally connecting a resistor divider to the PWM pin. To engage this mode, SMOD# needs to be placed into LO or HI. While in SMOD# mid-state, the IC logic is equivalent to SMOD# being in the LO.

NOTE: If the Zero Current Detect circuit detects zero current after the ZCD Wait timer period, the GL is driven low by the Zero Current Detect signal.

If the Zero Current Detect circuit detects zero current before the ZCD Wait timer period expires, the Zero Current detect signal is ignored and the GL is driven low at the end of the ZCD Wait timer period.

NOTE: If the SMOD# input is driven low at any time after the GL has been driven high, the SMOD# Falling edge triggers the GL to go low.

If the SMOD# input is driven low while the GH is high, the SMOD# input is ignored. For Use with Controllers with 3-State PWM and No Zero Current Detection Capability:

PWM	SMOD#	GH (not a pin)	GL
Н	L or MID	ON	OFF
М	L or MID	OFF	OFF
L	L or MID	OFF	ZCD

Table 8. LOGIC TABLE – 3–STATE PWM CONTROLLERS WITH NO ZCD

This section describes operation with controllers that are capable of 3 states in their PWM output and relies on the NCP252161 to conduct zero current detection during discontinuous conduction mode (DCM).

The SMOD# pin needs to either be set to 0 V (below  $V_{SMOD\# LO}$ ) or left disconnected. The NCP252161 has an internal pull-down resistor that connects to GND that sets SMOD# to the logic LO state if this pin is disconnected.

Whenever PWM transitions to Low state, GH turns off and GL turns on. GL stays on for the duration of the de-bounce timer and ZCD blanking timers. Once these timers expire, the NCP252161 monitors the SW voltage and turns GL off when SW exceeds the ZCD threshold voltage. By turning off the LS FET, the body diode of the LS FET allows any positive current to go to zero but prevents negative current from conducting.




Figure 24. Timing Diagram – 3-state PWM Controller, No ZCD

#### FOR USE WITH CONTROLLERS WITH 3-STATE PWM CONTROLLERS DETECTION CAPABILITY:

#### Table 9. LOGIC TABLE – 3-STATE PWM CONTROLLERS WITH ZCD

PWM	SMOD#	GH (not a pin)	GL
Н	Н	ON	OFF
М	Н	OFF	OFF
L	Н	OFF	ON

This section describes operation with controllers that are capable of 3 PWM output levels and have zero current detection during discontinuous conduction mode (DCM).

The SMOD# pin needs to be set to High state.

To operate the buck converter in continuous conduction mode (CCM), PWM needs to switch between the logic high

and low states. During DCM, the controller is responsible for detecting when zero current has occurred, and then notifying the NCP252161 to turn off the LS FET. When the controller detects zero current, it needs to set PWM to mid-state, which causes the NCP252161 to pull both GH and GL to their off states without delay.




Figure 25. Timing Diagram – 3-state PWM Controller, with ZCD




Figure 26. Top Copper Layer






Figure 27. Bottom Copper Layer

RECOMMENDED PCB FOOTPRINT (Option 1)



LAND PATTERN RECOMMENDATION

RECOMMENDED PCB FOOTPRINT (Option 2)




LAND PATTERN RECOMMENDATION

Intel is a registered trademark of Intel Corporation in the U.S. And/or other countries.

#### PACKAGE DIMENSIONS

PQFN31 5X5, 0.5P CASE 483BR


ISSUE D




SEE DETAIL 'A'-

aaaaģaaa

SIDE VIEW








NUTES


5.


1. DEES NOT FULLY CONFORM TO JEDEC REGISTRATION MD-220, DATES MAY/2005. 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5, 2009. 3. CONTROLLING DIMENSION MILLIMETERS 4. DIMENSIONS DD NOT INCLUDE BURRS AND SMEAR OR MOLD





BOTTOM VIEW





onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

Email Requests to: orderlit@onsemi.com onsemi Website: www.onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

#### NCP252161