# Isolated Compact IGBT Gate Driver with Current Sense

# NCD57085, NCV57085

NCx57085 is a high current single channel IGBT gate driver with 2.5 kVrms internal galvanic isolation designed for high system efficiency and reliability in high power applications. The driver includes Current Sense function with soft turn off and fault reporting in a narrow body SOIC -8 package. NCx57085 accommodates wide range of input bias voltage and signal levels from 3.3 V to 20 V, and wide range of output bias voltage up to 30 V.

#### Features

- High Peak Output Current (+7A/-7 A)
- Low Output Impedance for Enhanced IGBT Driving
- Short Propagation Delays with Accurate Matching
- IGBT Over Current Protection
- Negative Voltage (Down to -9 V) Capability for CS Pin
- IGBT Gate Clamping during Short Circuit
- IGBT Gate Active Pull Down
- Soft Turn Off During IGBT Over Current
- Tight UVLO Thresholds for Bias Flexibility
- Output Partial Pulse Avoidance During UVLO/CS (Restart)
- 3.3. V, 5 V, and 15 V Logic Input
- 2.5 kVrms Galvanic Isolation
- High Transient Immunity
- High Electromagnetic Immunity
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This Device is Pb–Free, Halogen Free/BFR Free and is RoHS Compliant

#### **Typical Applications**

- Motor Control
- Automotive Applications
- Uninterruptible Power Supplies (UPS)
- Industrial Power Supplies
- HVAC
- Industrial Pumps and Fans
- PTC Heater




# **ON Semiconductor®**

www.onsemi.com





#### MARKING DIAGRAM





57085

A L

Y


W





- = Wafer Lot
- = Year
- = Work Week
- = Pb-Free Package





x = D or V

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 12 of this data sheet.




Figure 1. Simplified Block Diagram




Figure 2. Simplified Application Schematics, Current Sense Using Shunt Resistor




Figure 3. Simplified Application Schematics, Current Sense Using IGBT Vce





Figure 4. Simplified Application Schematics, Current Sense Using Shunt Resistor and Negative Gate Drive





#### FUNCTION DESCRIPTION

Pin Name	No.	I/O	Description	
V <sub>DD</sub>	1	Power	Input side power supply. A good quality bypassing capacitor is required from this pin to GND and should be placed close to the pins for best results. The under voltage lockout (UVLO) circuit enables the device to operate at power on when a typical supply voltage higher than V <sub>UVLO1-OUT-ON</sub> is present. Please see Figure 7 for more details.	
IN	2	I	Non-inverted gate driver input. The equivalent input pull down resistance is about 100 when the input voltage is below 5.5 V. The input adapter circuitry will work once the in voltage is higher than 5.5 V, and will keep the input current at the level when the input age is 5.5 V even though it is higher than that. A minimum pulse width is required at libefore HO responds.	
FLT	3	Ο	Fault output (active low) that allows communication to the main controller that the driver has encountered a Over Current, or UVLO1, or UVLO2 condition and has deactivated the output. There is an internal 50 k $\Omega$ pull-up resistor connected to this pin. Multiple of them from different drivers can be "OR"ed together. /FLT and HO will go high automatically after t <sub>MUTE</sub> expires along with a rising edge of IN to avoid partial output pulse on HO. This is a feature called "Re-start".	
GND	4	Power	Input side ground reference.	
V <sub>S</sub>	5	Power	Output side ground reference.	
CS	6	I/O	Input for detecting over current of IGBT. The current sense threshold has to be met uninter- ruptedly for a fixed period of t <sub>FILTER</sub> before HO and /FLT are set low. Please refer to Figure 9 and Figure 10. FLT and HO will be kept low (including soft turn off time) at least for a period defined by t <sub>MUTE</sub> .	
НО	7	0	Driver output that provides the appropriate drive voltage and source/sink current to the IGBT/FET gate. HO is actively pulled low during start-up.	
V <sub>B</sub>	8	Power	Output side positive power supply. The operating range for this pin is from UVLO2 to its maximum allowed value. A good quality bypassing capacitor is required from this pin to $V_S$ and should be placed close to the pins for best results. The under voltage lockout (UVLO) circuit enables the device to operate at power on when a typical supply voltage higher than $V_{UVLO2-OUT-ON}$ is present. Please see Figure 8 for more details.	

#### SAFETY AND INSULATION RATINGS

Symbol	Parameter	Value	Unit	
	Installation Classifications per DIN VDE 0110/1.89	I–IV		
	Table 1 Rated Mains Voltage < 300 V <sub>RMS</sub>		I–IV	
		I–IV		
	< 600 V <sub>RMS</sub>		I–IV	
		< 1000 V <sub>RMS</sub>	I–III	
	Climatic Classification		40/100/21	
	Pollution Degree (DIN VDE 0110/1.89)		2	
CTI	Comparative Tracking Index (DIN IEC 112/VDE 0303 Part 1)	600		
V <sub>PR</sub>	Input-to-Output Test Voltage, Method B, V <sub>IORM</sub> $\times$ 1.875 = V <sub>PR</sub> , 100% Production Test with t <sub>m</sub> = 1 s, Partial Discharge < 5 pC	2250	V <sub>PK</sub>	
VIORM	Maximum Repetitive Peak Voltage	1200	V <sub>PK</sub>	
V <sub>IOWM</sub>	Maximum Working Insulation Voltage		870	V <sub>RMS</sub>
V <sub>IOTM</sub>	Highest Allowable Over Voltage		4200	V <sub>PK</sub>
E <sub>CR</sub>	External Creepage		4.0	mm
E <sub>CL</sub>	External Clearance		4.0	mm
DTI	Insulation Thickness		8.65	μm
T <sub>Case</sub>	Safety Limit Values – Maximum Values in Failure; Case Temperat	150	°C	
P <sub>S,INPUT</sub>	Safety Limit Values – Maximum Values in Failure; Input Power		132	mW
P <sub>S,OUTPUT</sub>	Safety Limit Values – Maximum Values in Failure; Output Power		1128	mW
R <sub>IO</sub>	Insulation Resistance at TS, V <sub>IO</sub> = 500 V	10 <sup>9</sup>	Ω	

#### **ISOLATION CHARACTERISTICS**

Symbol	Parameter	Conditions	Value	Unit
V <sub>ISO,</sub> INPUT- OUTPUT	Input-Output Isolation Voltage	$T_A$ = 25°C, Relative Humidity < 50%, $t$ = 1.0 minute, $I_{I-O}$ < 30 $\mu A,$ 50 Hz (Notes 1, 2, 3)	2500	V <sub>RMS</sub>
R <sub>ISO</sub>	Isolation Resistance	V <sub>I-O</sub> = 500 V (Note 1)	10 <sup>11</sup>	Ω

 Device is considered a two-terminal device: pins 1 to 4 are shorted together and pins 5 to 8 are shorted together.
2,500 VRMS for 1-minute duration is equivalent to 3,000 VRMS for 1-second duration.
The input-output isolation voltage is a dielectric voltage rating per UL1577. It should not be regarded as an input-output continuous voltage rating. For the continuous working voltage rating, refer to equipment-level safety specification or DIN VDE V 0884-11 Safety and Insulation Ratings Table.

Symbol	Parameter	Minimum	Maximum	Unit
V <sub>DD</sub> – GND Supply Voltage, Input Side		-0.3	22	V
$V_B - V_S$	Supply Voltage, Output Side	-0.3	32	V
$V_{HO} - V_S$	Gate-driver Output Voltage	-0.3	V <sub>BS</sub> + 0.3	V
I <sub>PK-SRC</sub>	Gate-driver Output Sourcing Current (maximum pulse width = 10 $\mu$ s, maximum duty cycle = 0.2%, V <sub>D</sub> - V <sub>S</sub> = 15 V)	-	7	A
I <sub>PK-SNK</sub>	Gate-driver Output Sinking Current (maximum pulse width = 10 $\mu$ s, maximum duty cycle = 0.2%, V <sub>D</sub> - V <sub>S</sub> = 15 V)	-	7.5	A
V <sub>IN</sub> – GND	Voltage at IN, FLT	-0.3	V <sub>DD</sub> + 0.3	V
IFLT	Output current of FLT	-	10	mA
$V_{CS} - V_{S}$	Voltage at CS (Note 5)	-9	V <sub>BS</sub> + 0.3	V
PD	Power Dissipation (Note 6)	-	1123	mW
ESD <sub>HBM</sub>	ESD Capability, Human Body Model (Note 7)	-	± 2	kV
ESD <sub>CDM</sub>	ESD Capability, Charged Device Model (Note 7)	-	± 2	kV
MSL	Moisture Sensitivity Level	-	1	-
T <sub>J</sub> (max)	Maximum Junction Temperature	-40	150	°C
Tstg	Storage Temperature Range	-65	150	°C
Tsld	Lead Temperature Soldering Reflow, Pb-Free (Note 8)	-	260	°C

#### ABSOLUTE MAXIMUM RATINGS (Note 4) Over operating free-air temperature range unless otherwise noted.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

 The minimum value is verified by characterization with a single pulse of 1.5 mA for 300 μs.
The value is estimated for ambient temperature 25°C and junction temperature 150°C, 650 mm<sup>2</sup>, 1 oz copper, 2 surface layers and 2 internal The value is estimated for ambient temperature 25 °C and junction temperature 150 °C, 050 mm², power plane layers. Power dissipation is affected by the PCB design and ambient temperature.
This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114). ESD Charged Device Model tested per AEC-Q100-011 (EIA/JESD22-C101).

Latchup Current Maximum Rating: ≤100 mA per JEDEC standard: JESD78, 125°C.

8. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **THERMAL CHARACTERISTICS**

Symbol	Parameter	Conditions	Value	Unit
$R_{\theta JA}$	Thermal Resistance, Junction-to-Air	100 mm <sup>2</sup> , 1 oz Copper, 1 Surface Layer	179	°C/W
		100 mm <sup>2</sup> , 1 oz Copper, 2 Surface Layers and 2 Internal Power Plane Layers	110	

9. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area. 10. Values based on copper area of 100 mm<sup>2</sup> (or 0.16 in<sup>2</sup>) of 1 oz copper thickness and FR4 PCB substrate.

#### **OPERATING RANGES** (Note 11)

Symbol	Parameter	Min	Мах	Unit
V <sub>DD</sub> –GND	Supply Voltage, Input Side	UVLO1	20	V
V <sub>B</sub> -V <sub>S</sub>	Supply Voltage, Output Side	UVLO2	30	V
V <sub>IN</sub>	Logic Input Voltage at IN	GND	V <sub>DD</sub>	V
dV <sub>ISO</sub> /dt	dV <sub>ISO</sub> /dt  Common Mode Transient Immunity		-	kV/μs
T <sub>A</sub>	Ambient Temperature	-40	125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability. 11. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

**ELECTRICAL CHARACTERISTICS**  $V_{DD} = 5 V$ ,  $V_{BS} = 15 V$ . For typical values  $T_A = 25^{\circ}C$ , for min/max values,  $T_A$  is the operating ambient temperature range that applies, unless otherwise noted.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
VOLTAGE SUPPL	Y					
V <sub>UVLO1-OUT-ON</sub>	UVLO1 Output Enabled		-	-	3.1	V
V <sub>UVLO1-OUT-OFF</sub>	UVLO1 Output Disabled		2.4	-	-	V
V <sub>UVLO1-HYST</sub>	UVLO1 Hysteresis		0.1	-	-	V
V <sub>UVLO2-OUT-ON</sub>	UVLO2 Output Enabled		12.4	12.9	13.4	V
V <sub>UVLO2-OUT-OFF</sub>	UVLO2 Output Disabled		11.5	12	12.5	V
V <sub>UVLO2-HYST</sub>	UVLO2 Hysteresis		0.7	1	-	V
I <sub>DD-0-3.3</sub>	Input Supply Quiescent Current	IN = Low, $V_{DD}$ = 3.3 V, $\overline{FLT}$ = High	-	-	2	mA
I <sub>DD-0-5</sub>		$IN = Low, V_{DD} = 5 V, \overline{FLT} = High$	-	-	2	mA
I <sub>DD-0-15</sub>		$IN = Low, V_{DD} = 15 V, \overline{FLT} = High$	-	-	2	mA
I <sub>DD-100-5</sub>	1	$IN = High, V_{DD} = 5 V, \overline{FLT} = High$	-	-	6	mA
I <sub>BS-0</sub>	Output Supply Quiescent Current	IN = Low, no load	-	-	4	mA
I <sub>BS-100</sub>	1	IN = High, no load	-	-	6	mA

#### LOGIC INPUT AND OUTPUT

V <sub>IL</sub>	Low Input Voltage (Note 12)				1.65	V
V <sub>IH</sub>	High Input Voltage (Note 12)		$0.7  ext{ x V}_{DD}$		2.1	V
V <sub>IN-HYST</sub>	Input Hysteresis Voltage (Note 12)			0.15 x V <sub>DD</sub>		V
I <sub>IN</sub>	Input Current	$V_{IN} = V_{DD}$		50		μA
I <sub>FLT-L</sub>	FLT Pull–up Current (50 kΩ pull–up resistor)	V <sub>FLT</sub> = Low	-	100	_	μA
V <sub>FLT-L</sub>	FLT Low Level Output Voltage	I <sub>FLT</sub> = 5 mA	-	-	0.3	V
t <sub>MIN1</sub>	Input Pulse Width of IN for No Re- sponse at Output		-	-	10	ns
t <sub>MIN2</sub>	Input Pulse Width of IN for Guaranteed Response at Output		40	-	-	ns

#### DRIVER OUTPUT

V <sub>HOL1</sub>	Output Low State	I <sub>SNK</sub> = 200 mA	-	0.1	0.22	V
V <sub>HOL2</sub>	(V <sub>HO</sub> – V <sub>S</sub> )	I <sub>SNK</sub> = 1.0 A, T <sub>A</sub> = 25°C	-	0.4	1	
V <sub>HOH1</sub>	Output High State	I <sub>SRC</sub> = 200 mA	-	0.2	0.35	V
V <sub>HOH2</sub>	(V <sub>B</sub> – V <sub>HO</sub> )	$I_{SRC} = 1.0 \text{ A}, T_A = 25^{\circ}\text{C}$	-	0.6	1.7	
I <sub>PK-SNK1</sub>	Peak Driver Current, Sink (Note 13)		_	7.5	-	Α
I <sub>PK-SNK2</sub>	Peak Driver Current, Sink (Note 13)	V <sub>HO</sub> = 9 V (near IGBT Miller Plateau)	-	7	-	А
I <sub>PK-SRC1</sub>	Peak Driver Current, Source (Note 13)		_	7	-	А
I <sub>PK-SRC2</sub>	Peak Driver Current, Source (Note 13)	V <sub>HO</sub> = 9 V (near IGBT Miller Plateau)	-	5	-	А

#### **OVER CURRENT PROTECTION**


V <sub>CS-THR</sub>	CS Threshold Voltage		0.2	0.25	0.3	V
V <sub>CS-NEG</sub>	CS Negative Voltage	I <sub>CS</sub> = 1.5 mA	-	-8	-	V

 $\label{eq:expectation} \begin{array}{l} \textbf{ELECTRICAL CHARACTERISTICS} \ V_{DD} = 5 \ V, \ V_{BS} = 15 \ V. \\ \mbox{For typical values } T_A = 25^\circ \mbox{C, for min/max values, } T_A \ \mbox{is the operating ambient temperature range that applies, unless otherwise noted.} \end{array}$ 


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
IGBT SHORT CI	RCUIT CLAMPING					
V <sub>CLP-HO</sub>	IGBT Short Circuit Clamping ( $V_{HO}$ – $V_B$ )	IN = High, I <sub>HO</sub> = 500 mA, $t_{CLP}$ = 10 $\mu$ s	_	0.7	1.5	V
DYNAMIC CHAR	ACTERISTICS					
t <sub>PD-ON</sub>	IN to HO High Propagation Delay	C <sub>LOAD</sub> = 10 Nf V <sub>IH</sub> to 10% of HO Change for PW > 150 ns	40	60	90	ns
t <sub>PD-OFF</sub>	IN to HO Low Propagation Delay	C <sub>LOAD</sub> = 10 nF V <sub>IL</sub> to 90% of HO Change for PW > 150 ns	40	60	90	ns
t <sub>DISTORT</sub>	Propagation Delay Distortion	T <sub>A</sub> = 25°C, PW > 150 ns	-	0	-	ns
	(= t <sub>PD-ON</sub> - t <sub>PD-OFF</sub> )	T <sub>A</sub> = −40°C to 125°C, PW > 150 ns	-25	_	25	
tDISTORT_TOT	Prop Delay Distortion between Parts	PW > 150 ns	-30	0	30	ns
<b>t</b> RISE	Rise Time (see Figure 6) (Note 13)	C <sub>LOAD</sub> = 1 nF, 10% to 90% of HO Change	-	10	-	ns
t <sub>FALL</sub>	Fall Time (see Figure 6) (Note 13)	C <sub>LOAD</sub> = 1 nF, 90% to 10% of HO Change	-	15	-	ns
t <sub>LEB</sub>	CS Leading Edge Blanking Time (See Figure 9 and Figure 10)		200	450	700	ns
<sup>t</sup> FILTER	CS Threshold Filtering Time (see Figure 9 and Figure 10)			600	700	ns
t <sub>STO</sub>	Soft Turn Off Time (see Figure 9 and Figure 10)	$C_{LOAD}$ = 10 nF, $R_G$ = 10 $\Omega$	1.2	1.8	3	μs
t <sub>FLT</sub>	Delay after t <sub>FILTER</sub> to FLT Low		100	450	700	ns
t <sub>FLT1</sub>	Delay from V <u>UVLO1-OUT-OFF</u> Triggered to FLT Low		-	1.5	-	ns
t <sub>FLT2</sub>	Delay from t <sub>UV2F</sub> to FLT Low		-	2.4	-	μs
t <sub>MUTE</sub>	IN Mute Time after t <sub>FILTER</sub> , or UVLO1, UVLO2 Triggered		20	-	-	μs
t <sub>UVR1</sub>	Delay from V <sub>UVLO1-OUT-ON</sub> Triggered to HO High (see Figure 7)	(Note 13)	-	770	-	ns
t <sub>UVF1</sub>	Delay from V <sub>UVLO1-OUT-OFF</sub> Triggered to HO Low (see Figure 7)	(Note 13)	-	1500	-	ns
t <sub>UVR2</sub>	Delay from V <sub>UVLO2-OUT-ON</sub> Triggered to HO High (see Figure 8)	(Note 13)	-	1000	_	ns
t <sub>UVF2</sub>	Delay from V <sub>UVLO2-OUT-OFF</sub> Triggered to HO Low (see Figure 8)	(Note 13)	-	1000	-	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 12. Table values are valid for 3.3 V and 5 V V<sub>DD</sub>, for higher V<sub>DD</sub> voltages, the threshold values are maintained at the 5 V V<sub>DD</sub> levels.


13. Values based on design and/or characterization.

















Figure 10. CS Response Waveform Using Shunt Resistor

### TRUTH TABLE

IN	UVLO1	UVLO2	CS	НО	FLT	Notes
Н	Inactive	Inactive	L	L	L	Initial condition after power up $V_{\text{DD}}$ and $V_{\text{BS}}$
7	Inactive	Inactive	L	7	7	Initial condition – IN First Rising edge
Н	Inactive	Inactive	L	Н	Н	Normal Operation – Output High
К	Inactive	Inactive	L	Ы	Н	Normal Operation – Turn off Output
L	Inactive	Inactive	L	L	Н	Normal Operation – Output Low
х	Active	Inactive	Х	L	L	UVLO1 Activated – FLT Low (t <sub>FLT1</sub> ), Output Low
7	Inactive	Inactive	L	7	7	FLT reset, UVLO1 conditions disappear
х	Inactive	Active	Х	L	L	UVLO2 Activated – FLT Low (t <sub>FLT1</sub> ), Output Low
7	Inactive	Inactive	L	7	7	FLT reset, UVLO2 conditions disappear
Н	Inactive	Inactive	H (>t <sub>FILTER</sub> )	L	L	CS Activated – FLT Low (tFLT), Output Low
R	Inactive	Inactive	L	Z	Z	FLT reset, CS conditions disappear

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCD57085DR2G	SOIC-8 Narrow Body, (Pb-Free)	2500 / Tape & Reel
NCV57085DR2G	SOIC-8 Narrow Body, (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






Figure 11. Input Pin Structure


#### **TYPICAL CHARACTERISTICS**




#### TYPICAL CHARACTERISTICS (continued)












Figure 29. CS Negative Voltage

#### TYPICAL CHARACTERISTICS (continued)






Figure 30. IGBT Short Circuit Clamping Voltage














Figure 32. Low Propagation Delay





#### TYPICAL CHARACTERISTICS (continued)



#### Under Voltage Lockout (UVLO)

UVLO ensures correct switching of IGBT connected to the driver output.

- The IGBT is turned-off and the output is disabled, if the supply V<sub>DD</sub> drops below V<sub>UVLO1-OUT-OFF</sub> or V<sub>BS</sub> drops below V<sub>UVLO2-OUT-OFF</sub>.
- The driver output does not follow the input signal on  $V_{IN}$  until the  $V_{DD} / V_{BS}$  rises above the  $V_{UVLOX-OUT-ON}$  and the input signal rising edge is applied to the  $V_{IN}$ .

With high loading gate capacitances over 10 nF it is important to follow the decoupling capacitor routing guidelines as shown on Figure 41. The decoupling capacitor value should be at least 10  $\mu$ F. Also gate resistor of minimal value of 2  $\Omega$  has to be used in order to avoid interference of the high di/dt with internal circuitry (e.g. UVLO2).

After the power-on of the driver there has to be a rising edge applied to the IN in order for the output to start following the inputs. This serves as a protection against producing partial pulses at the output if the  $V_{DD}$  or  $V_B$  is applied in the middle of the input PWM pulse.

#### Power Supply (V<sub>DD</sub>, V<sub>BS</sub>)

NCx57085 is designed to support unipolar power supply.

For reliable high output current the suitable external power capacitors required. Parallel combination of 100 nF + 4,7  $\mu$ F ceramic capacitors is optimal for a wide range of applications using IGBT. For reliable driving IGBT modules (containing several parallel IGBT's) a higher capacity required (typically 100 nF + 10  $\mu$ F). Capacitors should be as close as possible to the driver's power pins.





Figure 39. Power Supply

#### Current Sense (CS)

Current sense protection ensures the protection of IGBT at over current. When the  $V_{CESAT}$  or  $V_{SHUTN}$  voltage goes up and reaches the set limit, the output is driven low and FLT output is activated. To avoid false CS triggering, all CS circuit parts should be placed as close as possible to CS pin and wires from detecting circuit ( $V_{CESAT}$  or  $R_{SHUNT}$ ) should be routed directly and without approaching the power paths.



(Test Conditions: HV Pulse  $\pm 1500$  V, dV/dt = 1–100 V/ns, V<sub>DD</sub> = 5 V, V<sub>BS</sub> = 15 V)

Figure 40. CMTI Test Setup




Figure 41. Recommended Layout





Figure 42. Recommended Layer Stack

#### PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 ISSUE AK



STYLES ON PAGE 2

### SOIC-8 NB

CASE 751-07

**ISSUE AK** 

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 COLLECTOR. DIE #2 З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE. #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6. 7. COLLECTOR, #1 8 COLLECTOR, #1

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6. BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5. 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. 3. SOURCE GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. 5. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. 8. FIRST STAGE Vd STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3 ANODE 1 ANODE 1 4. 5. CATHODE, COMMON 6. CATHODE, COMMON CATHODE, COMMON 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 З. UVLO 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor are of the in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves such unitended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death a

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative