onsemi

Self-Protected Low Side Driver with Temperature and Current Limit

NCV8402, NCV8402A


NCV8402/A is a three terminal protected Low–Side Smart Discrete device. The protection features include overcurrent, overtemperature, ESD and integrated Drain–to–Gate clamping for overvoltage protection. This device offers protection and is suitable for harsh automotive environments.

Features

- Short-Circuit Protection
- Thermal Shutdown with Automatic Restart
- Overvoltage Protection
- Integrated Clamp for Inductive Switching
- ESD Protection
- NCV8402AMNWT1G Wettable Flanks Product
- dV/dt Robustness
- Analog Drive Capability (Logic Level Input)
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant


Typical Applications

- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive / Industrial



V _{(BR)DSS} (Clamped)	R _{DS(ON)} TYP	I _D MAX
42 V	165 mΩ @ 10 V	2.0 A*

*Max current limit value is dependent on input condition.



(Note: Microdot may be in either location)

DFN6 PACKAGE PIN DESCRIPTION

G NC NC	Pin #	Symbol	Description
1 2 3	1	G	Gate Input
	2	NC	No Connect
EPAD	3	NC	No Connect
654	4	S*	Source
	5	S*	Source
	6	S*	Source
	7	EPAD	Drain

*Pins 4, 5, 6 are internally shorted together. It is recommended to short these pins externally.

ORDERING INFORMATION

See detailed ordering and shipping information on page 11 of this data sheet.

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Rating			Value	Unit
Drain-to-Source Voltage Internally Clamped		V _{DSS}	42	V
Drain-to-Gate Voltage Internally Clamped	(R _G = 1.0 MΩ)	V _{DGR}	42	V
Gate-to-Source Voltage		V _{GS}	V _{GS} ±14	
Continuous Drain Current		I _D Internally Limite		imited
Total Power Dissipation – SOT-223 Version	@ T _A = 25°C (Note 1) @ T _A = 25°C (Note 2) @ T _S = 25°C)	PD	1.1 1.74 8.9	W
Total Power Dissipation – DFN Version	@ T _A = 25°C (Note 1) @ T _A = 25°C (Note 2) @ T _S = 25°C)	PD	0.76 1.78 8.9	W
Maximum Continuous Drain Current – SOT-223 Version	@ T _A = 25°C (Note 1) @ T _A = 25°C (Note 2) @ T _S = 25°C)	Ι _D	1.54 1.94 6.75	A
Maximum Continuous Drain Current – DFN Version	@ T _A = 25°C (Note 1) @ T _A = 25°C (Note 2) @ T _S = 25°C)	ID	1.28 1.97 6.75	A
SOT223 Junct	ion-to-Ambient Steady State (Note 1) ion-to-Ambient Steady State (Note 2) iction-to-Soldering Point Steady State	$\begin{array}{c} R_{\theta JA} \\ R_{\theta JA} \\ R_{\theta JS} \end{array}$	114 72 14	°C/W
DFN Junct	ion-to-Ambient Steady State (Note 1) ion-to-Ambient Steady State (Note 2) iction-to-Soldering Point Steady State	$f R_{ heta JA} \ f_{ heta JA} \ f_{ heta JA} \ f_{ heta JS}$	163 70 14	
Single Pulse Drain–to–Source Avalanche Energy (V _{DD} = 32 V, V _G = 5.0 V, I _{PK} = 1.0 A, L = 300 mH, R _{G(ext)} = 25 Ω)			150	mJ
Load Dump Voltage (V _{GS} = 0 and 10	V, $R_{I} = 2.0 \Omega$, $R_{L} = 9.0 \Omega$, $t_{d} = 400 \text{ ms}$)	V_{LD}	55	V
Operating Junction Temperature		TJ	-40 to 150	°C
Storage Temperature		T _{stg}	-55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. Surface-mounted onto min pad FR4 PCB, (2 oz. Cu, 0.06" thick).
2. Surface-mounted onto 2" sq. FR4 board (1" sq., 1 oz. Cu, 0.06" thick).




Figure 1. Voltage and Current Convention

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (Note 3)	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 10 \text{ mA}, \text{ T}_{J} = 25^{\circ}\text{C}$	V _{(BR)DSS}	42	46	55	V
	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 10 \text{ mA}, \text{ T}_{J} = 150^{\circ}\text{C}$ (Note 5)		40	45	55	
Zero Gate Voltage Drain Current	V_{GS} = 0 V, V_{DS} = 32 V, T_{J} = 25°C	I _{DSS}		0.25	4.0	μA
Zero Gate Voltage Drain Current	$V_{GS} = 0 V, V_{DS} = 32 V, T_{J} = 150^{\circ}C$ (Note 5)	I _{DSS}		1.1	20	μΑ
Gate Input Current	$V_{DS} = 0 V, V_{GS} = 5.0 V$	I _{GSSF}		50	100	μΑ

ON CHARACTERISTICS (Note 3)

Gate Threshold Voltage	V_{GS} = V_{DS} , I_D = 150 μ A	V _{GS(th)}	1.3	1.8	2.2	V
Gate Threshold Temperature Coefficient		V _{GS(th)} /T _J		4.0		−mV/°C
Static Drain-to-Source On-Resistance	V_{GS} = 10 V, I_D = 1.7 A, T_J = 25°C	R _{DS(on)}		165	200	mΩ
	V_{GS} = 10 V, I _D = 1.7 A, T _J = 150°C (Note 5)			305	400	
	V_{GS} = 5.0 V, I_D = 1.7 A, T_J = 25°C			195	230	
	V_{GS} = 5.0 V, I _D = 1.7 A, T _J = 150°C (Note 5)			360	460	
	V_{GS} = 5.0 V, I_{D} = 0.5 A, T_{J} = 25°C			190	230	
	V_{GS} = 5.0 V, I _D = 0.5 A, T _J = 150°C (Note 5)			350	460	
Source-Drain Forward On Voltage	$V_{GS} = 0 V, I_{S} = 7.0 A$	V _{SD}		1.0		V

SWITCHING CHARACTERISTICS (Note 5)

Turn–On Time (10% V_{IN} to 90% $I_{\text{D}})$		t _{on}	25	30	μs
Turn–Off Time (90% V_{IN} to 10% I_D)		t _{off}	120	200	μs
Turn–On Rise Time (10% I_D to 90% I_D)	V_{GS} = 10 V, V_{DD} = 12 V, I _D = 2.5 A, R _L = 4.7 Ω	t _{rise}	20	25	μs
Turn–Off Fall Time (90% I_D to 10% I_D)	I_D = 2.5 A, R_L = 4.7 Ω	t _{fall}	50	70	μs
Slew-Rate ON (70% to 50% V _{DD})		-dV _{DS} /dt _{ON}	0.8	1.2	V/μs
Slew-Rate OFF (50% to 70% V _{DD})		dV _{DS} /dt _{OFF}	0.3	0.5	V/μs

SELF PROTECTION CHARACTERISTICS (T_J = 25° C unless otherwise noted) (Note 4)

Current Limit	$V_{DS} = 10 \text{ V}, V_{GS} = 5.0 \text{ V}, T_J = 25^{\circ}\text{C}$ (Note 6)	I _{LIM}	3.7	4.3	5.0	A
	V_{DS} = 10 V, V_{GS} = 5.0 V, T_{J} = 150°C (Notes 5, 6)		2.3	3.0	3.7	
	V_{DS} = 10 V, V_{GS} = 10 V, T_{J} = 25°C (Note 6)		4.2	4.8	5.4	
	$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, T_J = 150^{\circ}\text{C}$ (Notes 5, 6)		2.7	3.6	4.5	
Temperature Limit (Turn-off)	V _{GS} = 5.0 V (Notes 5, 6)	T _{LIM(off)}	150	175	200	°C
Thermal Hysteresis	V _{GS} = 5.0 V	$\Delta T_{LIM(on)}$		15		
Temperature Limit (Turn-off)	V _{GS} = 10 V (Notes 5, 6)	T _{LIM(off)}	150	165	185	
Thermal Hysteresis	V _{GS} = 10 V	$\Delta T_{LIM(on)}$		15		

GATE INPUT CHARACTERISTICS (Note 5)

Device ON Gate Input Current	$V_{GS} = 5 V I_D = 1.0 A$	I _{GON}	50	μA
	V _{GS} = 10 V I _D = 1.0 A		400	

Pulse Test: Pulse Width ≤300 μs, Duty Cycle ≤ 2%.
 Fault conditions are viewed as beyond the normal operating range of the part.
 Not subject to production testing.
 Refer to Application Note AND8202/D for dependence of protection features on gate voltage.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit
GATE INPUT CHARACTERISTICS (Note	5)					
Current Limit Gate Input Current	V_{GS} = 5 V, V_{DS} = 10 V	I _{GCL}		0.05		mA
	V_{GS} = 10 V, V_{DS} = 10 V			0.4		
Thermal Limit Fault Gate Input Current	V_{GS} = 5 V, V_{DS} = 10 V	I _{GTL}		0.15		mA
	V_{GS} = 10 V, V_{DS} = 10 V			0.7		
	(T 05°C unless otherwise noted) (Nata C)	-			

ESD ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted) (Note 5)


Electro-Static Discharge Capability	Human Body Model (HBM)	ESD	4000		V
	Machine Model (MM)		400		


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


Pulse Test: Pulse Width ≤[300 μs, Duty Cycle ≤ 2%.
 Fault conditions are viewed as beyond the normal operating range of the part.

Not subject to production testing.
 Refer to Application Note AND8202/D for dependence of protection features on gate voltage.

TYPICAL PERFORMANCE CURVES










Figure 6. On-state Output Characteristics




Figure 3. Single Pulse Maximum Switching Energy vs. Load Inductance




Figure 5. Single Pulse Maximum Inductive Switching Energy vs. Time in Clamp






Figure 7. Transfer Characteristics

I_D (A)


TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES



0.01

PULSE WIDTH (sec)

Figure 21. Transient Thermal Resistance - DFN Package

0.1

1

10

100

1000

1

Single Pulse

0.00001

Ш

0.0001

0.001

1%

1

0.1

0.01 0.000001

TEST CIRCUITS AND WAVEFORMS





Figure 22. Resistive Load Switching Test Circuit



TEST CIRCUITS AND WAVEFORMS




Figure 24. Inductive Load Switching Test Circuit




Figure 25. Inductive Load Switching Waveforms


ORDERING INFORMATION

Device*	Package	Shipping [†]
NCV8402STT1G	SOT-223	1000 / Tape & Reel
NCV8402ASTT1G	(Pb-Free)	
NCV8402STT3G	SOT-223	4000 / Tape & Reel
NCV8402ASTT3G	(Pb-Free)	
NCV8402AMNT2G	DFN6 (Pb-Free)	2000 / Tape & Reel
NCV8402AMNWT1G	DFN6 (Pb-Free, Wettable Flank)	3000 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
 *NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP


Capable.

PACKAGE DIMENSIONS









DFN6 3.0x3.3, 0.95P CASE 506AX **ISSUE A**


DATE 22 SEP 2020

NDTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1. 2009.
- 2.
- CONTROLLING DIMENSION: MILLIMETERS DIMENSION & APPLIES TO PLATED TERMINALS AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM THE З.
- TERMINAL TIP. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL 4. AS THE TERMINALS.
- AS WELL AS THE TERMINALS. 5.

DETAIL B	
F6X L1	
DETAIL A	

	MILLIMETERS			
DIM	MIN.	NDM.	MAX.	
А	0.80	0.90	1.00	
A1	0.00		0.05	
ø	0.30	0.35	0.40	
D	2.90	3.00	3.10	
D2	1.90	2.00	2.10	
E	3.20	3.30	3.40	
E2	1.10	1.20	1.30	
e	0.95 BSC 0.40 REF			
К				
L	0.40	0.50	0.60	
L1	0.00		0.15	



For additional information on our Pb-Free strategy and soldering details, please download the DN Seniconductor Soldering and Nounting Techniques Reference Manual, SDLDERRN/D.

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

GENERIC **MARKING DIAGRAM***



- XXXX = Specific Device Code = Assembly Location А
- γ = Year
- = Work Week ww
- = Pb-Free Package

(Note: Microdot may be in either location)

DATE 02 OCT 2018






SCALE 1:1

0.10 C

A1



-11

SIDE VIEW


DETAIL A

NDTES:

SOT-223 (TO-261) CASE 318E-04 ISSUE R

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- 5. ALLS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST PDINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS 6 AND 61.

	MILLIMETERS		
DIM	MIN.	NDM.	MAX.
A	1.50	1.63	1.75
A1	0.02	0.06	0.10
b	0.60	0.75	0.89
b1	2.90	3.06	3.20
с	0.24	0.29	0.35
D	6.30	6.50	6.70
E	3.30	3.50	3.70
e	2.30 BSC		
L	0.20		
L1	1.50	1.75	2.00
He	6.70	7.00	7.30
θ	0*		10*



DOCUMENT NUMBER:	98ASB42680B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOT-223 (TO-261)		PAGE 1 OF 2	
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.				

FRONT VIEW

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2018

SOT-223 (TO-261) CASE 318E-04 ISSUE R

DATE 02 OCT 2018

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	Style 9: Pin 1. Input 2. Ground 3. Logic 4. Ground	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	Style 12: Pin 1. Input 2. Output 3. NC 4. Output	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

GENERIC MARKING DIAGRAM*




- A = Assembly Location
- Y = Year
- W = Work Week
- XXXXX = Specific Device Code
- = Pb-Free Package
- (Note: Microdot may be in either location) *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2	
ON Semiconductor and user trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the without further notice reserves are regarding to any activity or surged and provide reserves.				

the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>