

NE555C

LINEAR INTEGRATED CIRCUIT

SINGLE TIMER

The NE555 is a highly stable controller capable of producing accurate timing pulses. With monostable operation, the time delay is controlled by one external resistor and one capacitor. With astable operation, the frequency and duty cycle are accurately controlled with two external resistors and one capacitor.



FEATURES

- High Current Drive Capability (= 200mA)
- Adjustable Duty Cycle
- Temperature Stability Of 0.005%/°C
- Timing From μ Sec To Hours
- Turn Off Time Less Than 2 μ sec

APPLICATIONS

- Precision Timing
- Pulse Generation
- Time Delay Generation
- Sequential Timing

BLOCK DIAGRAM



ORDERING INFORMATION

Device	Package	Operating Temperature
NE555CN	8 DIP	0 ~ +70°C
NE555CD	8 SOP	



NE555C

LINEAR INTEGRATED CIRCUIT

T-51-19

ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{CC}	16	V
Lead Temperature (soldering 10 sec)	T _{lead}	300	°C
Power Dissipation	P _D	600	mW
Operating Temperature Range	T _{opr}	0 ~ +70	°C
Storage Temperature Range	T _{stg}	-65 ~ +150	°C

ELECTRICAL CHARACTERISTICS

(Ta = 25°C, V_{CC} = 5 to 15V, unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Unit
Supply Voltage	V _{CC}		4.5		16	V
Supply Current * ₁ (low state)	I _{CC}	V _{CC} = 5V, R _L = ∞		2.5	6	mA
		V _{CC} = 15V, R _L = ∞		7.5	15	mA
*Timing Error (Monostable) ² Initial Accuracy Drift with Temperature Drift with Supply Voltage	MT ₁	R _A = 1KΩ to 100KΩ C = 0.1μF		1.0 50 0.1	3.0 0.5	% ppm/°C %/V
*Timing Error (astable) ² Initial Accuracy Drift with Temperature Drift with Supply Voltage	MT ₂	R _A , R _B = 1K to 100KΩ C = 0.1μF V _{CC} = 15V		2.25 150 0.3		% ppm/°C %/V
Control Voltage	V _C	V _{CC} = 15V	9.0	10.0	11.0	V
		V _{CC} = 5V	2.6	3.33	4.0	V
Threshold Voltage	V _{TH}	V _{CC} = 15V		10.0		V
		V _{CC} = 5V		3.33		V
* ³ Threshold Current	I _{TH}			0.1	0.25	μA
Trigger Voltage	V _{TR}	V _{CC} = 5V	1.1	1.67	2.2	V
Trigger Voltage	V _{TR}	V _{CC} = 15V	4.5	5	5.6	V
Trigger Current	I _{TR}	V _T = 0V		0.01	2.0	μA
Reset Voltage	V _{RE}		0.4	0.7	1.0	V
Reset Current	I _{RE}			0.01	0.4	mA

NE555C

LINEAR INTEGRATED CIRCUIT

T-51-19

ELECTRICAL CHARACTERISTICS

($T_a = 25^\circ\text{C}$, $V_{CC} = 5 \sim 15\text{V}$, unless otherwise specified)


Characteristic	Symbol	Test Conditions	Min	Typ	Max	Unit
Output Voltage (low)	V_{OL}	$V_{CC} = 15\text{V}$ $I_{\text{sink}} = 10\text{mA}$ $I_{\text{sink}} = 50\text{mA}$		0.06 0.3	0.25 0.75	V V
		$V_{CC} = 5\text{V}$ $I_{\text{sink}} = 5\text{mA}$		0.05	0.35	V
Output Voltage (high)	V_{OH}	$V_{CC} = 15\text{V}$ $I_{\text{source}} = 200\text{mA}$ $I_{\text{source}} = 100\text{mA}$	12.75	12.5 13.3		V V
		$V_{CC} = 5\text{V}$ $I_{\text{source}} = 100\text{mA}$	2.75	3.3		V
Rise Time of Output	T_r			100		nsec
Fall Time of Output	T_f			100		nsec
Discharge Leakage Current	I_o			20	100	nA



Notes:

1. Supply current when output is high is typically 1mA less at $V_{CC} = 5\text{V}$.
2. Tested at $V_{CC} = 5.0\text{V}$ and $V_{CC} = 15\text{V}$
3. This will determine the maximum value of $R_A + R_B$ for 15V operation, the max total $R = 20\text{M}\Omega$, and for 5V operation the max total $R = 6.7\text{M}\Omega$.

APPLICATION CIRCUIT (Astable Operation)



NE555C**LINEAR INTEGRATED CIRCUIT**

T-51-19

APPLICATION NOTE

The application circuit shows astable mode.

Pin 6 (threshold) is tied to Pin 2 (trigger) and Pin 4 (reset) is tied to V_{CC} (Pin 8).

The external capacitor C_1 of Pin 6 and Pin 2 charges through R_A , R_B and discharges through R_B only.

In the internal circuit of the NE555 one input of the upper comparator is the $2/3 V_{CC}$ ($R_1 = R_2 = R_3$), another input if it is connected Pin 6.

As soon as charging C_1 is higher than $2/3 V_{CC}$, discharge transistor Q_1 turns on and C_1 discharges to collector of transistor Q_1 .

Therefore, the flip-flop circuit is reset and output is low.

One input of lower comparator is the $1/3 V_{CC}$, discharge transistor Q_1 turn off and C_1 charges through R_A and R_B .

Therefore, the flip-flop circuit is set and output is high.

So to say, when C_1 charges through R_A and R_B output is high and when C_1 discharges through R_B output is low

The charge time (output is high) T_1 is $0.693 (R_A + R_B) C_1$ and the discharge time (output is low) T_2 is $0.693 (R_B C_1)$.

$$\left(\ln \frac{V_{CC} - 1/3 V_{CC}}{V_{CC} - 2/3 V_{CC}} = 0.693 \right)$$

Thus the total period time T is given by

$$T = T_1 + T_2 = 0.693 (R_A + 2R_B) C_1$$

Then the frequency of astable mode is given by

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B) C_1}$$

The duty cycle is given by

$$D.C. = \frac{T_2}{T} = \frac{R_B}{R_A + 2R_B}$$

If you make use of the NE556 you can make two astable modes.

If you want another application note, request information on our timer IC application circuit designer.