NJG1739K51

5GHz Band SPDT Switch + LNA GaAs MMIC

GENERAL DESCRIPTION

The NJG1739K51 is a 5GHz band SPDT switch + low noise amplifier GaAs MMIC designed for wireless LAN front-end applications.

The NJG1739K51 features low current consumption, low insertion loss of transmit path and low noise figure of RX LNA mode.

The NJG1739K51 has ESD protection devices to achieve excellent ESD performances.

A small and ultra-thin package of QFN12-51 is adopted.

APPLICATIONS

5GHz Band WLAN front-end application

FEATURES

JRC

 Operating voltage 	V _{DD} =3.6V typ.
 Operating frequency 	freq=4900 to 5900MHz

[RX LNA mode]

 Operating current 8mA typ. @V_{DD}=3.6V, V_{CTL}1=V_{CTL}3=3.3V, V_{CTL}2=0V Small signal gain 12.0dB typ. 2.5dB typ.

0dBm typ.

8.5dB typ.

+15dBm typ.

- Noise figure
- Input power 1dB compression

[RX Bypass mode]

- Operating current
- Insertion loss
- Input power 1dB compression
- 4µA typ. @V_{DD}=3.6V, V_{CTL}1=3.3V, V_{CTL}2=V_{CTL}3=0V


- [TX mode]
 - Insertion loss
 - Input power 0.1dB compression

0.5dB typ. +29dBm typ.

Package

QFN12-51 (Package size: 2.0mm x 2.0mm x 0.375mm typ.) RoHS compliant and Halogen Free, MSL1

■ PIN CONFIGURATION



Note: Specifications and description listed in this datasheet are subject to change without notice.



PACKAGE OUTLINE

NJG1739K51

■ TRUTH TABLE "H"=V_{CTI} (H), "L"=V_{CTI} (L)

$H = V_{CTL}(H), L = V_{CTL}(L)$								
mode	VCTL1	VCTL2	VCTL3			STATE		
mode	(SW RX)	(SW TX)	(LNA)	IDD	LNA	Bypass	RX SW	TX SW
RX LNA	Н	L	Н	I _{DD} 1	ON	OFF	ON	OFF
RX Bypass	Н	L	L	I _{DD} 2	OFF	ON	ON	OFF
ТХ	L	Н	L	I _{DD} 2	OFF	ON	OFF	ON
Sleep	L	L	L	I _{DD} 3	OFF	OFF	OFF	OFF

~

■ ABSOLUTE MAXIMUM RATINGS

			٦	_a =+25°C
PARAMETERS	SYMBOL	CONDITIONS	RATINGS	UNITS
Supply voltage	V _{DD}		5.5	V
Control voltage	V _{CTL}		5.5	V
Input power 1	P _{IN1}	ANT terminal, V _{DD} =3.6V, V _{CTL} 1=V _{CTL} 3=3.3V, V _{CTL} 2=0V	+15	dBm
Input power 2	P _{IN2}	TX terminal, V_{DD} =3.6V, V_{CTL} 1= V_{CTL} 3=0V, V_{CTL} 2=3.3V	+30	dBm
Power dissipation	P _D	Four-layer FR4 PCB with through-hole (101.5x114.5mm), T _i =150°C	1190	mW
Operation temperature	T _{opr}		-40 to +85	°C
Storage temperature	T _{stg}		-55 to +150	°C

■ ELECTRICAL CHARACTERISTICS 1 (DC Characteristics)

V _{DD} =3.6V, V _{CTL} (H)=3.3V, V _{CTL} (L)=0V, T _a =+25 ^o C, Z _s =Z _I =50Ω						
PARAMETERS	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply voltage	V_{DD}		3.0	3.6	5.0	V
Control voltage 1(High)	V _{CTL} 1(H)		2.8	3.3	5.0	V
Control voltage 2(High)	V _{CTL} 2(H)		2.8	3.3	5.0	V
Control voltage 3(High)	V _{CTL} 3(H)		2.8	3.3	5.0	V
Control voltage 1(Low)	V _{CTL} 1(L)		0.0	-	0.4	V
Control voltage 2(Low)	V _{CTL} 2(L)		0.0	-	0.4	V
Control voltage 3(Low)	V _{CTL} 3(L)		0.0	-	0.4	V
LNA operating current 1 (RX LNA mode)	I _{DD} 1	RF OFF, V _{CTL} 1=V _{CTL} 3=3.3V, V _{CTL} 2=0V	-	8	13	mA
LNA operating current 2 (RX Bypass mode)	I _{DD} 2	RF OFF, V _{CTL} 1=3.3V, V _{CTL} 2=V _{CTL} 3=0V	-	4	12	μA
LNA operating current 3 (Sleep mode)	I _{DD} 3	RF OFF, V _{CTL} 1=V _{CTL} 2=V _{CTL} 3=0.4V	-	4	12	μA
LNA operating current 4 (VCTL OPEN)	I _{DD} 4	RF OFF, V _{CTL} 1=V _{CTL} 2=V _{CTL} 3=open	-	4	12	μΑ
Control current 1	I _{CTL} 1	RF OFF, V _{CTL} 1=3.3V, V _{CTL} 2=V _{CTL} 3=0V	-	5	20	μA
Control current 2	I _{CTL} 2	RF OFF, V _{CTL} 2=3.3V, V _{CTL} 1=V _{CTL} 3=0V	-	5	20	μA
Control current 3	I _{CTL} 3	RF OFF, V _{CTL} 3=3.3V, V _{CTL} 1=V _{CTL} 2=0V	-	5	20	μA

NJG1739K51

■ ELECTRICAL CHARACTERISTICS 2 (RF Characteristics: RX LNA mode, LNA+SPDT SW) V_{DD}=3.6V, V_{CTL}1=V_{CTL}3=3.3V, V_{CTL}2=0V, freq=4900 to 5900MHz, T₋=+25°C, Z₀=Z₁=50Q, with application circuit

T_a =+25°C, Z_s =Z _I =50 Ω , with application circuit						
PARAMETERS	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Small signal gain 1	Gain1	Exclude PCB and connector losses*1	9.0	12.0	14.0	dB
Gain flatness 1	Gflat1	f=4900 to 4980MHz, f=5400 to 5480MHz, f=5820 to 5900MHz	-	-	0.3	dB
Isolation 1	ISL1		-	30	-	dB
Noise figure 1	NF1	Exclude PCB and connector losses*2	-	2.5	3.0	dB
Input power at 1dB compression 1	$P_{-1dB(IN)}1$		-	0	-	dBm
Input 3rd order Intercept point 1	IIP3_1	f1=freq, f2=freq+100kHz, P _{IN} =-18dBm	-	+9	-	dBm
Outband input 3rd order Intercept point 1	IIP3_OB1	f1=2450MHz, f2=f1+100kHz, P _{IN} =-18dBm	-	+2	-	dBm
ANT port return loss 1	RLi1		-	8.0	-	dB
LNAOUT port return loss 1	RLo1		-	9.0	-	dB
LNA switching time	Tsw1_1	10% V _{CTL} to 90% RF	-	250	400	ns
Other switching time	Tsw2_1	10% V _{CTL} to 90% RF	-	200	500	ns

*1) 0.64dB(4900MHz), 0.71dB(5400MHz), 0.79dB(5900MHz)

*2) 0.32dB(4900MHz), 0.35dB(5400MHz), 0.39dB(5900MHz)

■ ELECTRICAL CHARACTERISTICS 3 (RF Characteristics: RX Bypass mode, Bypass SW+SPDT SW) V_{DD} =3.6V, V_{CTL} 1=3.3V, V_{CTL} 2= V_{CTL} 3=0V, freq=4900 to 5900MHz, T_a =+25°C, Z_s = Z_I =50 Ω , with application circuit

$r_a = 123$ G, $z_s = z_1 = 3022$, with application circulation circulatio circulation circulation circulation ci					on on our	
PARAMETERS	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Insertion loss 2	LOSS2	Exclude PCB and connector losses*3	6.0	8.5	10.5	dB
Input power at 1dB compression 2	$P_{-1dB(IN)}2$		-	+15	-	dBm
Input 3rd order Intercept point 2	IIP3_2	f1=freq, f2=freq+100kHz, P _{IN} =-10dBm	-	+14	-	dBm
ANT port return loss 2	RLi2		-	7.0	-	dB
LNAOUT port return loss 2	RLo2		-	12.0	-	dB

*3) 0.64dB(4900MHz), 0.71dB(5400MHz), 0.79dB(5900MHz)

NJG1739K51

■ ELECTRICAL CHARACTERISTICS 4 (RF Characteristics: TX mode, SPDT SW) V_{DD}=3.6V, V_{CTL}1=V_{CTL}3=0V, V_{CTL}2=3.3V, freq=4900 to 5900MHz, T_a=+25°C, 7_a=7_i=50Ω, with application circuit

I _a =+25	$C, Z_s = Z_l$	=5012,	with a	ppiicau	on circuit

PARAMETERS	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Insertion loss 3	LOSS3	P _{IN} =+23dBm, Exclude PCB and connector losses*4	-	0.5	0.8	dB
Input power at 0.1dB compression 3	P-0.1dB(IN)3		-	+29	-	dBm
ANT port return loss 3	RLi3		-	16	-	dB
TX port return loss 3	RLo3		-	20	-	dB


*4) 0.65dB(4900MHz), 0.73dB(5400MHz), 0.81dB(5900MHz)

■ TERMINAL INFORMATION

Pin No.	SYMBOL	DESCRIPTION
1	ANT	RF transmitting/receiving terminal. No DC blocking capacitor is required for this port because of internal capacitor.
2	NC(GND)	No connected terminal. This terminal is not connected with internal circuit. Please connect to the PCB ground plane.
3	VCTL1	Control signal input terminal. This terminal is set to High-Level (+2.8 to +5.0V) or Low-Level (0 to +0.4V).
4	VCTL3	Control signal input terminal. This terminal is set to High-Level (+2.8 to +5.0V) or Low-Level (0 to +0.4V).
5	GND	Ground terminal. Please connect this terminal with ground plane as close as possible for excellent RF performance.
6	LNAOUT	RF receiving signal output terminal. No DC blocking capacitor is required for this port because of internal output matching circuit including DC blocking capacitor.
7	VDD	Positive voltage supply terminal. The positive voltage (+3.0 to +5.0V) has to be supplied. Please connect a bypass capacitor with GND terminal for excellent RF performance.
8	GND	Ground terminal. Please connect this terminal with ground plane as close as possible for excellent RF performance.
9	VCTL2	Control signal input terminal. This terminal is set to High-Level (+2.8 to +5.0V) or Low-Level (0 to +0.4V).
10	NC(GND)	No connected terminal. This terminal is not connected with internal circuit. Please connect to the PCB ground plane.
11	тх	RF transmitting signal input terminal. DC blocking capacitor is required for this port.
12	NC(GND)	No connected terminal. This terminal is not connected with internal circuit. Please connect to the PCB ground plane.
Exposed Pad	GND	Ground terminal. Please connect this terminal with ground plane as close as possible for excellent RF performance, and through holes for GND should be placed near by the pin connection


ELECTRICAL CHARACTERISTICS (RX LNA mode)

 V_{DD} =3.6V, V_{CTL} 1= V_{CTL} 3=3.3V, V_{CTL} 2=0V, T_a =+25°C, Z_s = Z_l =50 Ω




■ ELECTRICAL CHARACTERISTICS (RX LNA mode)

 V_{DD} =3.6V, V_{CTL} 1= V_{CTL} 3=3.3V, V_{CTL} 2=0V, T_a =+25°C, Z_s = Z_l =50 Ω




■ ELECTRICAL CHARACTERISTICS (RX LNA mode)

 $V_{\text{DD}}\text{=}3.6\text{V}, V_{\text{CTL}}1\text{=}V_{\text{CTL}}3\text{=}3.3\text{V}, V_{\text{CTL}}2\text{=}0\text{V}, T_{a}\text{=}\text{+}25^{\circ}\text{C}, Z_{s}\text{=}Z_{l}\text{=}50\Omega$




■ ELECTRICAL CHARACTERISTICS (RX LNA mode) V_{CTL}1=V_{CTL}3=3.3V, V_{CTL}2=0V, Z_s=Z_I=50Ω





■ ELECTRICAL CHARACTERISTICS (RX LNA mode)


 V_{CTL} 1= V_{CTL} 3=3.3V, V_{CTL} 2=0V, Z_s = Z_l =50 Ω




P-1dB vs. Ambient Temperature







IIP3 vs. Ambient Temperature







100

■ ELECTRICAL CHARACTERISTICS (RX LNA mode)

 V_{CTL} 1= V_{CTL} 3=3.3V, V_{CTL} 2=0V, Z_s = Z_l =50 Ω



Switching Time vs. Ambient Temperature



Ambient Temperature (°C)

50

0

Return Loss (dB) 01 01

15


20

-50

LNAOUT Port Return Loss vs. Ambient Temperature


ELECTRICAL CHARACTERISTICS (RX Bypass mode)

 V_{DD} =3.6V, V_{CTL} 1=3.3V, V_{CTL} 2= V_{CTL} 3=0V, T_a =+25°C, Z_s = Z_l =50 Ω




■ ELECTRICAL CHARACTERISTICS (RX Bypass mode)

 $V_{\text{DD}}\text{=}3.6\text{V}, \, V_{\text{CTL}}1\text{=}3.3\text{V}, \, V_{\text{CTL}}2\text{=}V_{\text{CTL}}3\text{=}0\text{V}, \, \text{T}_{a}\text{=}\text{+}25^{\circ}\text{C}, \, \text{Z}_{s}\text{=}\text{Z}_{\text{I}}\text{=}50\Omega$




■ ELECTRICAL CHARACTERISTICS (RX Bypass mode)

 V_{CTL} 1=3.3V, V_{CTL} 2= V_{CTL} 3=0V, Z_s = Z_l =50 Ω




■ ELECTRICAL CHARACTERISTICS (TX mode)

 V_{DD} =3.6V, V_{CTL} 1= V_{CTL} 3=0V, V_{CTL} 2=3.3V, T_a =+25°C, Z_s = Z_l =50 Ω




ELECTRICAL CHARACTERISTICS (TX mode)

 V_{DD} =3.6V, V_{CTL} 1= V_{CTL} 3=0V, V_{CTL} 2=3.3V, T_a =+25°C, Z_s = Z_l =50 Ω




ELECTRICAL CHARACTERISTICS (TX mode)

 V_{DD} =3.6V, V_{CTL} 1= V_{CTL} 3=0V, V_{CTL} 2=3.3V, Z_s = Z_1 =50 Ω




■ APPLICATION CIRCUIT



PARTS LIST


ID No.	Value	Notes
C1	0.1µF	
C2, C3, C5	10pF	Murata MFG (GRM03 series)
C4	27pF	



APPLIED CIRCUIT BOARD EXAMPLE



<PCB LAYOUT GUIDELINE>



PRECAUTIONS


- [1] All external parts should be placed as close as possible to the IC.
- [2] For avoiding the degradation of RF performance, the bypass capacitor (C1) should be placed as close as possible to VDD terminal.
- [3] For good RF performance, the ground terminals must be placed possibly close to ground plane of substrate, and through holes for GND should be placed near by the pin connection.

■ RECOMMENDED FOOTPRINT PATTERN (QFN12-51 PACKAGE Reference)

PKG: 2.0mm x 2.0mm Pin pitch: 0.5mm 💓 : Land

💹 : Mask (Open area) *Metal mask thickness: 100μm

: Resist (Open area)




■ NOISE FIGURE MEASUREMENT BLOCK DIAGRAM

Measuring instruments

NF Analyzer	: Agilent N8975A
Noise Source	: Agilent 346A


Setting the NF analyzer

Measurement mode form	
Device under test	: Amplifier
System downconverter	: off
Mode setup form	
Sideband	: LSB
Averages	: 16
Average mode	: Point
Bandwidth	: 4MHz
Loss comp	: off
Tcold	: setting the temperature of noise source (303K)



Measurement Setup

■ PACKAGE OUTLINE (QFN12-51)



- Do NOT chemically make gas or powder with this product.
- To waste this product, please obey the relating law of your country.

This product may be damaged with electric static discharge (ESD) or spike voltage. Please handle with care to avoid these damages.

application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

New Japan Radio Co., Ltd.