


Precision Operational Amplifier

■ FEATURES

- Precision $V_{IO}=60\mu V$ max.
 $V_{IO}=100\mu V$ max. ($T_a=-40^\circ C$ to $+85^\circ C$)
- Low Offset Drift $\Delta V_{IO}/\Delta T=0.9\mu V/^\circ C$ max. ($T_a=-40$ to $+85^\circ C$)
- Specified for $\pm 15V$ and $\pm 5V$ operation
- CMR 130dB min.
- Low Noise $V_{NI}=80nV_{rms}$ typ. at $f=1$ to 100Hz
 $e_n=8nV/\sqrt{Hz}$ typ. at $f=100Hz$
- Open Loop Gain $A_v=130dB$ min.
- Guaranteed Temperature $T_a=-40^\circ C$ to $+85^\circ C$
- Unity Gain Stable
- Operating Voltage $V_{opr}=\pm 3V$ to $\pm 18V$
- Unity Gain Frequency $f_T=1.1MHz$ typ.
- Supply Current $I_{cc}=2mA$ max.
- Package SOP8 JEDEC 150mil

■ PACKAGE OUTLINE



NJM2729E
(SOP8)

■ GENERAL DESCRIPTION

The NJM2729 is a high performance operational amplifier features very low offset voltage and drift.


Features are low offset voltage and drift, hi common mode rejection, low noise and open loop gain. DC characteristics are 100% tested and specified from -40 to $85^\circ C$.

The NJM2729 is suitable for high gain circuit amplified small signal and sets required stable behavior over a wide temperature range.


■ APPLICATION

- Thermocouple sensor
- Bridge Amplifier
- Current Sensor
- Instrumentation Amplifier
- Reference Voltage Circuit

■ PIN CONFIGURATION



■ PACKAGE DESCRIPTION



SOP8 MEET JEDEC MS-012-AA

■ ABSOLUTE MAXIMUM RATING

(Ta=25°C Unless Otherwise Specified)

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V^+V^-	±20	V
Common Mode Input Voltage (Note1)	V_{ICM}	±20	V
Differential Input Voltage	V_{ID}	±30	V
Power Dissipation (Note 2)	P_D	640	mW
Operating Temperature	T_{opr}	-40 to +85	°C
Storage Temperature	T_{stg}	-50 to +125	°C

(Note1) For supply voltage less than ±20V, the maximum input voltage is equal to the supply voltage.

(Note2) Mounted on the EIA/JEDEC standard board (76.2×114.3×1.6mm, two layer, FR-4).

■ RECOMMENDED OPERATING VOLTAGE

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V^+V^-		±3	-	±18	V

■ ELECTRONIC CHARACTERISTICS

(V^+V^- =±15V Ta=+25°C, V_{ICM} =0V unless otherwise specified)

● DC CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Characteristics						
Input Offset Voltage	V_{IO1}		-	20	60	μV
	V_{IO2}	Ta=-40 to +85°C	-	20	100	μV
Input Offset Voltage Drift	$\Delta V_{IO}/T$	Ta=-40→+25°C / Ta=+25°C→+85°C	-	0.3	0.9	μV/°C
Common Mode Input Voltage Range	V_{ICM1}		±13	±14	-	V
	V_{ICM2}	Ta=-40 to +85°C	±13	±13.5	-	V
Common Mode Rejection Ratio	CMR1	$V_{CM}=0V \rightarrow -13V / V_{CM}=0V \rightarrow +13V$	130	140	-	dB
	CMR2	Ta=-40 to +85°C, $V_{CM}=0V \rightarrow -13V / V_{CM}=0V \rightarrow +13V$	120	140	-	dB
Supply Voltage Rejection Ratio	SVR1	V^+V^- =±3V to ±18V	115	125	-	dB
	SVR2	Ta=-40 to +85°C, V^+V^- =±3V to ±18V	110	120	-	dB
Input Bias Current	I_{B1}		-0.2	1.2	2.8	nA
	I_{B2}	Ta=-40 to +85°C	-1.5	1.7	6	nA
Input Bias Current Drift	$\Delta I_B/T$	Ta=-40→+85°C	-	8	60	pA/°C
Input Offset Current	I_{IO1}		-	0.3	2.8	nA
	I_{IO2}	Ta=-40 to +85°C	-	0.3	4.5	nA
Input Offset Current Drift	$\Delta I_{IO}/T$	Ta=-40→+85°C	-	1.5	72	pA/°C
Differential Input Impedance	R_{ID}	Theoretical value by design.	-	90	-	MΩ
Common-Mode Input Impedance	R_{IC}	Theoretical value by design.	-	800	-	GΩ
Input Offset Voltage Trim	V_{IOtri}	$R_p=20k\Omega$	-	±3	-	mV
Voltage Gain	A_{v1}	$R_L=2k\Omega$, $V_o = -10V \rightarrow 0V / 0V \rightarrow +10V / -10V \rightarrow +10V$	130	142	-	dB
	A_{v2}	Ta=-40 to +85°C, $R_L=2k\Omega$, $V_o = -10V \rightarrow 0V / 0V \rightarrow +10V / -10V \rightarrow +10V$	126	136	-	dB

• DC CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Characteristics						
Maximum Output Voltage	V _{OM1}	R _L =10k Ω	± 13.5	± 14.0	-	V
	V _{OM2}	T _a = -40 to +85°C, R _L =10k Ω	± 13.0	± 14.0	-	V
	V _{OM3}	R _L =2k Ω	± 12.5	± 13.0	-	V
	V _{OM4}	T _a = -40 to +85°C, R _L =2k Ω	± 12.0	± 13.0	-	V
	V _{OM5}	R _L =1k Ω	± 12.0	± 12.5	-	V
Output Impedance	R _O	Open-Loop	-	60	-	Ω
Supply Characteristics						
Supply Current	I _{CC1}	A _V =+1, R _L = ∞	-	1.6	2	mA
	I _{CC2}	T _a = -40 to +85°C, A _V =+1, R _L = ∞	-	1.7	2.5	mA
	I _{CC3}	V ⁺ /V ⁻ = ± 3 V, A _V =+1, R _L = ∞	-	0.58	0.75	mA
Power Dissipation	P _{D1}	A _V =+1, R _L = ∞	-	50	60	mW
	P _{D1}	V ⁺ /V ⁻ = ± 3 V, A _V =+1, R _L = ∞	-	4.2	5.4	mW

• AC CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Frequency Characteristics						
Unity Gain Frequency	f _T	A _V =+100, R _L =2k Ω , C _L =10pF	-	1.1	-	MHz
Slew Rate	+SR	RISE, A _V =+1, V _{IN} =1V _{pp} , R _L =2k Ω , C _L =10pF	0.1	0.3	-	V/ μ s
	-SR	FALL, A _V =+1, V _{IN} =1V _{pp} , R _L =2k Ω , C _L =10pF	0.1	0.3	-	V/ μ s
Noise Characteristics						
Equivalent Input Noise Voltage	V _{NI}	f _o =1Hz to 100Hz	-	80	-	nVrms
Equivalent Input Noise Current	I _{NI}	f _o =1Hz to 100Hz	-	3	-	pArms

NJM2729

■ ELECTRONIC CHARACTERISTICS







($V^+/V^- = \pm 5V$ $T_a = +25^\circ C$, $V_{ICM} = 0V$ unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Characteristics						
Input Offset Voltage	V_{IO1}	$T_a = -40$ to $+85^\circ C$	-	30	70	μV
	V_{IO2}		-	35	110	μV
Common Mode Input Voltage Range	V_{ICM1}	$T_a = -40$ to $+85^\circ C$	± 3	± 3.9	-	V
	V_{ICM2}		± 3	± 3.5	-	V
Common Mode Rejection Ratio	CMR1	$V_{CM} = 0V \rightarrow -3V / V_{CM} = 0V \rightarrow +3V$ $T_a = -40$ to $+85^\circ C$,	115	130	-	dB
	CMR2	$V_{CM} = 0V \rightarrow -3V / V_{CM} = 0V \rightarrow +3V$	105	125	-	dB
Input Bias Current	I_{B1}	$T_a = -40$ to $+85^\circ C$	-0.2	0.7	2	nA
	I_{B2}		-0.2	1	6	nA
Input Offset Current	I_{IO1}	$T_a = -40$ to $+85^\circ C$	-	0.3	2.8	nA
	I_{IO2}		-	0.3	4.5	nA
Voltage Gain	A_{v1}	Open-Loop, $R_L = 2k\Omega$, $V_O = -3V \rightarrow 0V / 0V \rightarrow +3V / -3V \rightarrow +3V$ $T_a = -40$ to $+85^\circ C$, Open-Loop, $R_L = 2k\Omega$,	115	130	-	dB
	A_{v2}	$V_O = -3V \rightarrow 0V / 0V \rightarrow +3V / -3V \rightarrow +3V$	110	125	-	dB
Output Characteristics						
Maximum Output Voltage	V_{OM1}	$R_L = 10k\Omega$	± 3.5	± 4.0	-	V
	V_{OM2}	$T_a = -40$ to $+85^\circ C$, $R_L = 10k\Omega$	± 3.5	± 4.0	-	V
	V_{OM3}	$R_L = 2k\Omega$	± 3.5	± 4.0	-	V
	V_{OM4}	$T_a = -40$ to $+85^\circ C$, $R_L = 2k\Omega$	± 3.5	± 4.0	-	V
Supply Characteristics						
Supply Current	I_{CC1}	$A_V = +1$, $R_L = \infty$	-	0.85	1.1	mA
	I_{CC2}	$T_a = -40$ to $+85^\circ C$, $A_V = +1$, $R_L = \infty$	-	0.9	1.25	mA







• EXPLANATION OF MEASUREMENT CONDITION

PARAMETER	Explanation
Input Offset Voltage Drift	$\text{Input Offset Voltage Drift} = \Delta V_{IO} / \Delta t$ Δt : Amount of Temperature change. ΔV_{IO} : Amount of Input Offset Voltage.
Common Mode Input Voltage range	A range of input voltage at which the operational amplifier can function.
Common Mode Rejection Ratio	$\text{CMR} = 20 \log (\Delta V_{IN} / \Delta V_{IO}) $ ΔV_{IN} : Amount of Input Voltage. ΔV_{IO} : Amount of Input Offset Voltage.
Supply Voltage Rejection Ratio	$\text{SVR} = 20 \log (\Delta V_S / \Delta V_{IO}) $ ΔV_S : Amount of supply Voltage. ΔV_{IO} : Amount of Input Offset Voltage.
Common Mode Input Impedance	$R_{INCM} = \Delta V_{IN} / \Delta I_B$ ΔV_{IN} : Amount of Input Voltage. ΔI_B : Amount of Input bias current.
Voltage Gain	$A_V = 20 \log (\Delta V_{IN} / \Delta V_O) $ ΔV_O : Amount of output Voltage. ΔV_{IN} : Amount of Input Voltage.







■ TYPICAL CHARACTERISTICS








■ TYPICAL CHARACTERISTICS









■ TYPICAL CHARACTERISTICS



■ TYPICAL CHARACTERISTICS




■ TYPICAL CHARACTERISTICS




■ TYPICAL CHARACTERISTICS


Input Offset Current vs. Common Mode Input Voltage
(Temperature)




Input Offset Current vs. Common Mode Input Voltage
(Supply Voltage)




Common Mode Rejection Ratio vs. Temperature
(Supply Voltage)




Common Mode Rejection Ratio vs. Frequency









Supply Voltage Rejection Ratio vs. Frequency









Supply Voltage Rejection Ratio vs. Temperature








■ TYPICAL CHARACTERISTICS









■ TYPICAL CHARACTERISTICS







■ TYPICAL CHARACTERISTICS



■ TYPICAL CHARACTERISTICS



■ TYPICAL CHARACTERISTICS



■ Application Information

● Power Supply Bypassing

The NJM2729 is a high precision operational amplifier featuring low offset voltage, high voltage gain, high CMR, high SVR and so on. To maximize such a high performance with stable operation, the NJM2729 should be operated by clean and low impedance supply voltage. So, the bypass capacitor should be connected to the NJM2729's both power supply terminals (V+ and V-) as shown in Fig.1. The bypass capacitors should be placed as close as possible to IC package




Fig.1 Power Supply Bypassing Circuit

● Thermoelectric Effect

The NJM2729 is a high precision operational amplifier featuring low offset voltage and low offset voltage thermal drift. To achieve such a high performance, take care about thermoelectric effect possibly occurs on each input terminal of the NJM2729. Generally, if there are thermal mismatches at the junction of different types of metals, the thermoelectric voltage (Seebeck effect) occurs at the junction. The thermoelectric voltages possibly occur at the junction of PCB metal patterns and NJM2729's each input terminal metal. If there is thermal mismatch in-between NJM2729's each input terminal metal, the thermoelectric voltages generated on each input terminal possibly have different voltage each. This voltage difference causes offset voltage and offset voltage thermal drift of the NJM2729. To minimize this voltage difference, the thermal mismatch in-between NJM2729's each input terminal and PCB metal should be minimized.

● Offset Voltage Adjustment

The NJM2729 has offset voltage trim terminals (pin1 and pin8) as shown in below Fig.2. By connecting external potentiometer in the range of 20Kohm, the offset voltage trim range is $\pm 3\text{mV}$. This offset voltage trim is effective only for offset voltage at room temperature, not for offset voltage thermal drift. If offset voltage adjustment is not in use, leave pin1 and pin8 open (un-connected).




Fig.2 Offset Voltage Trim Circuit

•Differential Amplifier

Differential amplifier (see below Fig.3) is used in high accuracy circuit to improve common mode rejection ratio (CMR).

A matching between the ratio $R_1/R_2 = R_3/R_4$ and $R_1=R_3$ makes the high CMR.

For example, acceptable error range to obtain CMR of 130dB or more is about 0.1ppm.




Fig.3 Differential Amplifier

[CAUTION]

The specifications on this data book are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this data book are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.