

High Quality Audio J-FET Input Dual Operational Amplifier

■GENERAL DESCRIPTION

The NJM8901 is a high quality audio dual operational Amplifier with JFET technology, strikes a balance between “MUSES technology” and mass-production technique.

The original process tuning and the assembly technology, based on MUSES technology, make excellent sound and absorbing cost increases.

The characteristics like Low noise ($13\text{nV}/\sqrt{\text{Hz}}$), high slew rate ($20\text{V}/\mu\text{s}$) and low distortion (0.003% at $A_v=10$) suitable for audio preamplifiers, active filters, and line amplifiers. In addition, taking advantage of the low input bias current that J-FET has, it is suitable for transimpedance amplifier (I/V converter).

■PACKAGE OUTLINE




(SOP8 JEDEC 150 mil)

■FEATURES


- Low Noise $13\text{nV}/\sqrt{\text{Hz}}$ typ.
- Low Distortion $1.6\mu\text{Vrms}$ typ. (RIAA)
- Wide Gain Bandwidth Product 0.003% typ. ($A_v=10$)
- Slew Rate 5MHz typ.
- Input Offset Voltage $20\text{V}/\mu\text{s}$ typ.
- Input Bias Current 2mV typ. 10mV max.
- Open Loop Voltage Gain 30pA typ. 400pA max.
- Operating Voltage 110dB typ.
- J-FET Technology $\pm 4\text{V} \sim \pm 18\text{V}$
- Package Outline SOP8 JEDEC 150 mil

■PIN CONFIGLATION



- PIN FUNCTION**
1. A OUTPUT
 2. A -INPUT
 3. A +INPUT
 4. V-
 5. B +INPUT
 6. B -INPUT
 7. B OUTPUT
 8. V+

■TYPICAL APPLICATION



DAC Output I/V converter + LPF circuit

NJM8901

■ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

| PARAMETER | SYMBOL | RATING | UNIT |
|----------------------------------|-----------|-------------|------|
| Supply Voltage | V^+V^- | ±18 | V |
| Common Mode Input Voltage Range | V_{ICM} | ±15 (Note1) | V |
| Differential Input Voltage Range | V_{ID} | ±30 | V |
| Power Dissipation | P_D | 550 (Note2) | mW |
| Operating Temperature Range | T_{OPR} | -40~+85 | °C |
| Storage Temperature Range | T_{STG} | -40~+125 | °C |

(Note 1) For supply Voltages less than ±15V, the maximum input voltage is equal to the Supply Voltage.

(Note 2) Mounted on the EIA/JEDEC standard board (114.3×76.2×1.6mm, two layer, FR-4).

Please refer to the following Power Dissipation and Ambient Temperature.

■RECOMMENDED OPERATING CONDITION (Ta=25°C)

| PARAMETER | SYMBOL | TEST CONDITION | MIN. | TYP. | MAX. | UNIT |
|----------------|----------|----------------|------|------|------|------|
| Supply Voltage | V^+V^- | | ±4.0 | - | ±18 | V |

■ELECTRIC CHARACTERISTICS

●DC CHARACTERISTICS (V^+V^- =±15V, V_{cm} =0V, Ta=25°C, unless otherwise noted.)

| PARAMETER | SYMBOL | TEST CONDITION | MIN. | TYP. | MAX. | UNIT |
|---------------------------------|-----------|---|------|------------|------|----------|
| Supply Current | I_{CC} | $R_L=\infty$, No Signal | - | 4 | 6 | mA |
| Input Offset Voltage | V_{IO} | $R_S=50\Omega$ (Note3) | - | 2 | 10 | mV |
| Input Bias Current | I_B | | - | 30 | 400 | pA |
| Input Offset Current | I_{IO} | (Note3) | - | 5 | 200 | pA |
| Input Resistance | R_{IN} | | - | 10^{12} | - | Ω |
| Large Signal Voltage Gain | A_V | $R_L\geq 2k\Omega$, $V_o=\pm 10V$ | 86 | 110 | - | dB |
| Common Mode Rejection Ratio | CMR | $V_{CM}=\pm 12V$, $R_S\leq 10k\Omega$ | 70 | 90 | - | dB |
| Supply Voltage Rejection Ratio | SVR | $V^+V^-=\pm 9.0$ to $\pm 18V$, $R_S\leq 10k\Omega$ | 76 | 100 | - | dB |
| Maximum Output Voltage | V_{OM} | $R_L\geq 10k\Omega$ | ±12 | +13.5, -13 | - | V |
| Common Mode Input Voltage Range | V_{ICM} | CMR≥70dB | ±12 | +15, -12.5 | - | V |

(Note3) Written by the absolute rate.

●AC CHARACTERISTICS (V^+V^- =±15V, V_{cm} =0V, Ta=25°C unless otherwise specified)

| PARAMETER | SYMBOL | TEST CONDITION | MIN. | TYP. | MAX. | UNIT |
|---------------------------------|----------|---|------|-------|------|--------|
| Slew Rate | SR | $R_L\geq 2k\Omega$ | - | 20 | - | V/us |
| Gain Bandwidth Product | GB | $f=10kHz$ | - | 5 | - | MHz |
| Equivalent Input Noise Voltage1 | e_N | $R_S=100\Omega$, $f=1kHz$ | - | 13 | - | nV/√Hz |
| Equivalent Input Noise Voltage2 | V_{NI} | RIAA, $R_S=2.2k\Omega$, 30kHz, LPF | - | 1.6 | 3 | μVrms |
| Total Harmonic Distortion | THD | $f=1kHz$, $A_V=+10$, $V_o=5V_{rms}$, $R_L=2k\Omega$ | - | 0.003 | - | % |
| Channel Separation | CS | $f=1kHz$, $A_V=-100$, $R_S=1k\Omega$, $R_L=2k\Omega$ | | 130 | - | dB |

■Application Notes

●Package Power, Power Dissipation and Output Power

IC is heated by own operation and possibly gets damage when the junction power exceeds the acceptable value called Power Dissipation P_D . The dependence P_D on ambient temperature is shown in Fig 1. The plots are depended on following two points. The first is P_D on ambient temperature 25°C, which is the maximum power dissipation. The second is 0W, which means that the IC cannot radiate any more. Conforming the maximum junction temperature T_{jmax} to the storage temperature T_{stg} derives this point. Fig.1 is drawn by connecting those points and conforming the P_D lower than 25°C to it on 25°C. The P_D is shown following formula as a function of the ambient temperature between those points.

$$\text{Dissipation Power } P_D = \frac{T_{jmax} - T_a}{\theta_{ja}} \text{ [W]} \quad (T_a=25^\circ\text{C to } T_a=150^\circ\text{C})$$

Where, θ_{ja} is heat thermal resistance which depends on parameters such as package material, frame material and so on. Therefore, P_D is different in each package.

While, the actual measurement of dissipation power on IC is obtained using following equation.

$$(\text{Actual Dissipation Power}) = (\text{Supply Voltage } V \times V) \times (\text{Supply Current } I_{cc}) - (\text{Output Power } P_o)$$

This IC should be operated in lower than P_D of the actual dissipation power.

To sustain the steady state operation, take account of the Dissipation Power and thermal design.
















Fig.1 Power Dissipations vs. Ambient Temperature

NJM8901

■ TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS




■ TYPICAL CHARACTERISTICS


Input Offset Voltage
vs. Common Mode Input Voltage
(Temperature)
 $V^+ / V^- = \pm 15V$




Input Offset Voltage
vs. Common Mode Input Voltage
(Temperature)
 $V^+ / V^- = \pm 4V$




Input Bias Current vs. Temperature (Supply Voltage)
 $V_{ICM} = 0$




CMR vs. Temperature
 $V^+ / V^- = \pm 15V, V_{ICM} = -12V \text{ to } +12V$






SVR vs. Temperature
 $V_{ICM} = 0V, V^+ / V^- = \pm 9V \text{ to } \pm 18V$



Open Loop Voltage Gain vs. Temperature
 $V^+ / V^- = \pm 15V, G_V = \text{open}, V_O = -10V \text{ to } +10V, R_L = 2k\Omega$



■ TYPICAL CHARACTERISTICS



[CAUTION]

The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.