

NEC

液晶之友 电话: 020-33819057
[Http://www.lcdfriends.com](http://www.lcdfriends.com)

TFT COLOR LCD MODULE

Type: NL10276BC30-21A
 38cm (15.0 Type), XGA
 LVDS interface (1 port)

SPECIFICATIONS

(Second Edition)

PRELIMINARY

This document is preliminary. All information in this document is subject to change without prior notice.

NEC Corporation Display Device Operations Unit Color LCD Division Application Engineering Department		
Approved	<i>A. Jaku</i>	April 3, 2000
Checked	<i>T. Kusamori</i>	April 3, 2000
Prepared	<i>R. Kawashima</i>	April 3, 2000

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors, which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are for use of "Standard" applications as specified below, and are not suitable for use of "Special" or "Specific" applications as specified below. NEC disclaims any responsibility or liability of any kind for any failure of equipment, personal injury or damage to property which may arise from the use of NEC devices for such "Special" applications.

The devices listed in this documents should not be used for such "Specific" applications.

Application examples recommended by NEC Corporation.

- Standard:** Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- Special:** Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- Specific:** Military systems, aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, or any other equipment for which specifically high standard of quality or reliability is required.

CONTENTS

1. DESCRIPTION	P. 4
2. FEATURES	P. 4
3. APPLICATIONS	P. 4
4. STRUCTURE AND FUNCTIONS	P. 4
5. OUTLINE OF CHARACTERISTICS (at room temperature)	P. 5
6. BLOCK DIAGRAM	P. 6
7. GENERAL SPECIFICATIONS	P. 7
8. ABSOLUTE MAXIMUM RATINGS	P. 7
9. ELECTRICAL CHARACTERISTICS	P. 7
10. POWER SUPPLY SEQUENCE	P. 9
11. INTERFACE PIN CONNECTIONS	P. 10
12. METHOD OF CONNECTION FOR LVDS chips	P. 11
13. DISPLAY COLORS VS INPUT DATA SIGNALS	P. 12
14. INPUT SIGNAL TIMINGS	P. 13
15. FOR LVDS RECEIVER	P. 18
16. OPTICAL CHARACTERISTICS	P. 19
17. RELIABILITY TEST	P. 21
18. GENERAL CAUTIONS	P. 22
19. OUTLINE DRAWINGS	P. 24
19.1 FRONT VIEW	P. 24
19.2 REAR VIEW	P. 25

1. DESCRIPTION

NL10276BC30-21A is a TFT (thin film transistor) active matrix color liquid crystal display(LCD) comprising amorphous silicon TFT attached to each signal electrode, a driving circuit and a backlight. NL10276BC30-21A has a built-in backlight.

The 38cm(15.0 Type) diagonal display area contains 1024×768 pixels and can display 262,144 colors simultaneously.

2. FEATURES

- Mounting structure of chassis holding
- LVDS interface (adapted KZ4E038D11, THine Electronics, Inc. as a receiver with timing controller)
- Expanded screen size without increasing the frame area
- High luminance (150 cd/m^2 at $\text{IL} = 5.5 \text{ mArms}$)
- High contrast (150:1 Typ.)
- Supply voltage: 3.3V
- Incorporated edge type backlight (One lamp, Inverter-less)
- Low reflection
- Approved by UL1950 Third Edition and CSA-C22.2 No.950-95

3. APPLICATION

- Note PC

4. STRUCTURE AND FUNCTIONS

A color TFT (thin film transistor) LCD module is comprised of a TFT liquid crystal panel structure, LSIs for driving the TFT array, and a backlight assembly. Sandwiching liquid crystal material in the narrow gap between a TFT array glass substrate and a color filter glass substrate creates the TFT panel structure. After the driver LSIs are connected to the panel, the backlight assembly is attached to the backside of the panel.


RGB (red, green, blue) data signals from a source system is modulated into a form suitable for active matrix addressing by the onboard signal processor and sent to the driver LSIs which in turn addresses the individual TFT cells.

Acting as an Electro-optical switch, each TFT cell regulates light transmission from the backlight assembly when activated by the data source. By regulating the amount of light passing through the array of red, green, and blue dots, color images are created with clarity.

5. OUTLINE OF CHARACTERISTICS (at room temperature)

Display area	304.128 (H) × 228.096 (V)mm	
Drive system	a-Si TFT active matrix	
Display colors	262,144 colors	
Number of pixels	1024 × 768	
Pixel arrangement	RGB vertical stripe	
Pixel pitch	0.297 (H) × 0.297 (V) mm	
Module size	315.5 (H) × 240.0 (V) × 6.7 (D) mm (Typ.)	
Weight	660 g (Typ.)	
Contrast ratio	150:1 (Typ.)	
Viewing angle (more than the contrast ratio of 10:1)	<ul style="list-style-type: none"> • Horizontal: 50° (Typ. , left side, right side) • Vertical: 20° (Typ. , up side), 40 ° (Typ., down side) 	
Designed viewing direction	<ul style="list-style-type: none"> • Wider viewing angle without image reversal: down side (6 o'clock) • Optimum grayscale ($\gamma = 2.2$): Perpendicular • Best contrast angle: 5° (down side, 6 o'clock) 	
Pencil hardness	3H (Min. JIS K5400)	
Color gamut	40 % (Typ. At center, To NTSC)	
Response time	20 ms (Typ.), "white" to "black" (100%→10%)	
Luminance	150 cd/m ² (Typ. at IL= 5.5 mArms)	
Signal system	LVDS interface (Receiver: KZ4E038D11 THine Electronics, Inc. as a receiver) RGB 6-bit signals, Synchronous signals (Hsync, Vsync), and Dot clock (CLK) encoded with THC63LVDF63A(THine Electronics, Inc. are preferable.	
Supply voltage	3.3 V (for Logic and LCD driving)	
Backlight	Edge light type: One cold cathode fluorescent lamp, Inverter-less	
Power consumption	4.9 W (Typ. at 150 cd/m ²)	

6. BLOCK DIAGRAM



Note 1: KZ4E038D11 (Thine Electronics, Inc.)

Note 2: GND is signal ground for logic and LCD driving. GND is not connected to the FG (Frame ground) in the module. These grounds should be connected in customer equipment.

7. GENERAL SPECIFICATIONS

Items	Specifications	Unit
Module size	315.5±0.5 (H) × 240.0±0.5 (V) × 6.7±0.5 (D)	mm
Display area	304.128 (H) × 228.096 (V) 【Diagonal display area: 38cm (Type: 15.0)】	mm
Number of pixels	1024 (H) × 768 (V)	pixel
Dot pitch	0.099 (H) × 0.297 (V)	mm
Pixel pitch	0.297 (H) × 0.297 (V)	mm
Pixel arrangement	RGB (Red, Green, Blue) vertical stripe	—
Display colors	262,144 (RGB 6-bit each)	color
Weight	660 (Typ.), 690 (Max.)	g

8. ABSOLUTE MAXIMUM RATINGS

Parameters	Symbols	Ratings	Unit	Remarks
Supply voltage	VCC	-0.3 to +4.0	V	Ta = 25°C
Logic input voltage	VI	-0.3 to VCC+0.3	V	
Lamp voltage	VL	2000	V	
Storage temperature	Tst	-20 to +60	°C	—
Operating temperature	Top	0 to +50	°C	Module surface Note 1
Relative humidity (RH)	Note 2	≤ 95	%	Ta ≤ 40°C
		≤ 85	%	40°C < Ta ≤ 50°C
Absolute humidity	Note 2	Absolute humidity shall not exceed Ta=50°C, RH=85%.		Ta > 50°C

Note 1: Measured at the display area (including self heat)

Note 2: No condensation

9. ELECTRICAL CHARACTERISTICS

(1) Logic/ LCD driving

Ta = 25°C

Parameters	Symbols	Min.	Typ.	Max.	Unit	Remarks
Supply voltage	VCC	3.0	3.3	3.6	V	—
Ripple voltage	VRP	—	—	100	mV	for VCC
LVDS signal input “L” voltage	ViL	-100	—	—	mV	VCM=1.2V VCM: Common mode voltage in LVDS driver
LVDS signal input “H” voltage	ViH	—	—	+100	mV	
Terminating resistor	Rt	—	100	—	Ω	—
Supply current	ICC	—	320 Note 1	580 Note 2	mA	—

Note 1: Checker flag pattern (in EIAJ ED-2522)

Note 2: 2H1V Checker flag pattern

(2) Backlight

Ta = 25°C

Parameters	Symbols	Min.	Typ.	Max.	Unit	Remarks
Lamp current	IL	2.0	5.5	6.0	mArms	IL=5.5mArms: 150 cd/m ² Note 1
Lamp voltage	VL	—	690	—	Vrms	IL=5.5 mArms
Lamp turn on voltage	VS	1300	—	—	Vrms	Ta = 0°C Note 1
		950	—	—	Vrms	Ta = 25°C Note 1
Oscillator frequency	Ft	40	60	—	kHz	Note 2

Note 1: When VS and IL are less than Min. value, lamps are not turned on.

Note 2: Recommended value of "Ft"

- Ft is within the specification.

th: Hsync period

n: a natural number (1,2,3,····)

$$Ft = \frac{1}{4th} \times (2n-1)$$

If Ft is out of the recommended value, interface between Ft frequency and Hsync frequency may cause beat on the display.

(3) Fuse


This LCD module uses fuse as follows.

Supply voltage	Part No.	Supplier	Ratings	Remarks
VCC	KAB2402132	MATSUO ELECTRIC Co., Ltd	1.3A	—

Note 1: Before the power is designed, the fuses should be considered. The power capacity should be used more than 2.0 times of fuse rating.

In case of small power capacity, the module should be evaluated enough.

10. POWER SUPPLY SEQUENCE



*Signals: Hsync, Vsync, CLK, DE, R0-R5, G0-G5, B0-B5

- Note 1: The supply voltage for input signals should be the same as VCC.
- Note 2: Turn on the backlight within the LCD operation period. When the backlight turns on before LCD operation or the LCD operation turns off before the backlight turns off, the display may momentarily become white.
- Note 3: When the power is off, keep whole signals (Hsync, Vsync, CLK, DE, R0-R5, G0-G5, B0-B5) low level or high impedance.
- Note 4: Wrong power sequence may damage to the module.
- Note 5: The signal should not be down during operation. Even if signal could recover, LCD module can not be operated correctly, the display may be un-uniformity. In case signal is down, VCC should be turned off, and then turn VCC and signal on as above sequence.

11. INTERFACE PIN CONNECTIONS

(1) Interface connector for signal and power

CN1

Part No. : FI-SEB20P-HF10

Adaptable socket : FI-SE20M-HF or FI-S20S

Supplier : Japan Aviation Electronics Industry Limited (JAE)

Pin No.	Symbols	Signal type	Function
1	VCC	Power supply	Supply +3.3V
2	VCC		
3	GND	Ground	Note 1
4	GND		
5	D0-	Pixel data etc.	LVDS differential data input Notes 2
6	D0+		
7	GND	Ground	Note 1
8	D1-	Pixel data etc.	LVDS differential data input Notes 2
9	D1+		
10	GND	Ground	Note 1
11	D2-	Pixel data etc.	LVDS differential data input Notes 2
12	D2+		
13	GND	Ground	Note 1
14	CK-	Pixel clock	CLK for pixel data f=65MHz (Typ.) (LVDS level) Notes 2
15	CK+		
16	GND	Ground	Note 1
17	N.C.	Non-connection	-
18	N.C.		
19	GND	Ground	Note 1
20	GND		

Note 1: GND is signal ground for logic and LCD driving. GND is not connected to the FG (Frame ground) in the module. These grounds should be connected in customer equipment.

Note 2: Use 100Ω twist pair wires for the cable


Remark: Connect all terminals (except 17,18) to avoid noise issue.

CN1 :Figure from socket view

20 19 2 1

< Rear view >

Connector insert
direction



(2) Connector for backlight unit

CN2

Part No. : BHSR-02VS-1


Adaptable socket : SM02B-BHSS-1

Supplier : J.S.T. TRADING COMPANY, LTD.

Pin No.	Symbols	Function
1	VH	High voltage terminal (The cable color is pink)
2	VL	Low voltage terminal (The cable color is black)

Note 1: VH and VL must be connected correctly. If you make a mistake to connect, you will get hurt and the module will break.

12. METHOD OF CONNECTION FOR LVDS chip



Note 1: 100Ω twist pair

Note 2: These signals should be kept in the specified range of 14. INPUT SIGNAL TIMINGS.

13. DISPLAY COLORS vs INPUT DATA SIGNALS

Display colors		Data signal(0: Low level, 1: High level)																	
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
Basic colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Red grayscale	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	dark	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	↑																		
	↓																		
	bright	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Green grayscale	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	dark	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	↑																		
	↓																		
	bright	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
Blue grayscale	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	↑																		
	↓																		
	bright	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	

Note 1: Colors are developed in combination with 6-bit signals (64 steps in grayscale) of each primary red, green, and blue color. This process can result in up to 262,144 (64 × 64 × 64) colors.

14. INPUT SIGNAL TIMINGS


(1) Input signal specification for LCD controller

	Parameters	Symbols	Min.	Typ.	Max.	Unit	Remarks
CLK	Frequency	1/tc	60.0	65.0	67.0	MHz	15.384ns (Typ.)
	Duty	tch/tc	Note 1			—	—
	Rise, fall	tcrf				ns	
Hsync	Period	th	—	20.676	—	μs	48.363kHz (Typ.)
				1344		CLK	
	Display period	thd	1024			CLK	—
	Front-porch	thf *	1	40	—	CLK	—
	Pulse width	thp *	2	208	—	CLK	—
	Back-porch	thb *	1	72	—	CLK	—
	* thf + thp + thb		81	320	1023	CLK	—
	Hsync-CLK timing	ths	Note 1			ns	—
	CLK-Hsync timing	thh				ns	
Rise, fall	thrf	ns					
Vsync	Period	tv	—	16.666	—	ms	60.004Hz (Typ.)
				806		H	
	Display period	tvd	768			H	—
	Front-porch	tvf *	1	3	—	H	—
	Pulse width	tvp *	2	—	—	H	—
	Back-porch	tvb *	1	33	—	H	—
	* tvf + tvp + tvb		4	38	—	H	—
	Vsync-Hsync timing	tvhs	Note 1			ns	—
	Hsync-Vsync timing	tvhs				CLK	
Rise, fall	tvrf	ns					
DATA	DATA-CLK (Set up)	tds	Note 1			ns	—
	CLK-DATA (Hold)	tdh				ns	
DE	DE-CLK timing	tes				ns	
	CLK-DE timing	teh				ns	
	Rise, fall	terf				ns	


Note 1: These values are specified at the inputs of THC63LVDF63A.
(Refer to 12. METHOD OF CONNECTION FOR LVDS chip)

(2) Definition of input signal timing for LCD controller

<Vertical>




<Horizontal>




Notes 1: These values are specified at the inputs of THC63LVDF63A.
(Refer to 12. METHOD OF CONNECTION FOR LVDS chip)

Notes 2: "Display period" do not exist as signals.



$V_{iH} = V_{CC} \times 0.7(\text{Min.})$
 $V_{iL} = V_{CC} \times 0.3(\text{Max.})$

(3) Input signal timing chart for LCD



Note 1: These values are specified at the inputs of THC63LVDF63A.
 (Refer to 12. METHOD OF CONNECTION FOR LVDS chip).

(Note: Y=0 to 767)

(4) Display position of input data

D(0, 0)	D(1, 0)	...	D(X, 0)	...	D(1023, 0)
D(1, 0)	D(1, 1)	...	D(X, 1)	...	D(1023, 1)
⋮	⋮	⋮	⋮	⋮	⋮
D(0, Y)	D(1, Y)	...	D(X, Y)	...	D(1023, Y)
⋮	⋮	⋮	⋮	⋮	⋮
D(0,767)	D(1,767)	...	D(X,767)	...	D(1023,767)

15. FOR LVDS RECEIVER

(1) Input signal specifications (It is prescribed in the part CN1 input)

Parameters	Symbols	Min.	Typ.	Max.	Unit	Remarks
CLK Frequency	tCK	14.71	15.38	16.66	ns	-
Bit0 position	tb0	-0.5	0	0.5	ns	tck= 15.38ns
Bit1 position	tb1	tck/7-0.5	1/7tck	tck/7+0.5	ns	tck= 15.38ns
Bit2 position	tb2	2tck/7-0.5	2/7tck	2tck/7+0.5	ns	tck= 15.38ns
Bit3 position	tb3	3tck/7-0.5	3/7tck	3tck/7+0.5	ns	tck= 15.38ns
Bit4 position	tb4	4tck/7-0.5	4/7tck	4tck/7+0.5	ns	tck= 15.38ns
Bit5 position	tb5	5tck/7-0.5	5/7tck	5tck/7+0.5	ns	tck= 15.38ns
Bit6 position	tb6	6tck/7-0.5	6/7tck	6tck/7+0.5	ns	tck= 15.38ns


Note 1: See the specifications of LVDS manufactures for detailed design.

In case that CLK jitter value between current cycle and next cycle is big, skew time of the next cycle decreases with the value of the jitter.

$$\text{CLK jitter} + \text{LVDS output skew} + \text{cable skew} \leq 500\text{ps}$$

$$\left. \begin{array}{l} \text{e. q. LVDS output skew: } \pm 200\text{ps} \\ \text{Cable skew: } \pm 100\text{ps} \end{array} \right\} \text{acceptable CLK jitter } \pm 200\text{ps} (500 - (200 + 100) = 200\text{ps})$$

(2) Input signal timing chart



16. OPTICAL CHARACTERISTICS

(Ta = 25°C, VCC = 3.3V, IL = 5.5 mArms)

Items	Symbols	Condition	Min.	Typ.	Max.	Unit	Remarks	
Contrast ratio	CR	$\theta R=0^\circ, \theta L=0^\circ, \theta U=0^\circ, \theta D=0^\circ$ White/Black, at center	80	150	—	—	Note 1	
Luminance	Lvmax	White, at center	120	150	—	cd/m ²	Note 2	
Luminance uniformity	—	White	—	—	1.25	—	Note 3	
Chromaticity coordinate	Wb	White (x,y), at center	x	0.30	0.33	0.36	—	Note 2
			y	0.32	0.35	0.38		

Reference data


(Ta = 25°C, VCC = 3.3V, IL = 5.5 mArms)

Items	Symbols	Condition	Min.	Typ.	Max.	Unit	Remarks
Contrast ratio	CR	Best contrast angle $\theta R=0^\circ, \theta L=0^\circ, \theta D=5^\circ$ White/Black, at center	—	300	—	—	—
Viewing angle range (CR > 10)	θR	CR > 10, $\theta U=0^\circ, \theta D=0^\circ$	30	50	—	deg.	Note 4
	θL	White/Black, at center	30	50	—	deg.	
	θU	CR > 10, $\theta R=0^\circ, \theta L=0^\circ$	10	20	—	deg.	
	θD	White/Black, at center	30	40	—	deg.	
Color gamut	C	$\theta R=0^\circ, \theta L=0^\circ, \theta U=0^\circ, \theta D=0^\circ$ at center, to NTSC	35	40	—	%	—
Response time	Ton	White to Black	—	20	40	ms	Note 5
	Toff	Black to White	—	50	70		

Note 1: The contrast ratio is calculated by using the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Luminance with all pixels in "white"}}{\text{Luminance with all pixels in "black"}}$$


Note 2: The luminance is measured after 20 minutes from the module works, with all pixels in "white".
The typical value is measured after luminance saturation, more than one hour after burn-in.




Note 3: Luminance uniformity is calculated by using the following formula.

$$\text{Luminance uniformity} = \frac{\text{Maximum luminance}}{\text{Minimum luminance}}$$

The luminance is measured at near the five points shown below.




Note 4: Definitions of viewing angle are as follows.



Note 5: Definitions of response time is as follows.

Photo-detector output signal is measured when the luminance changes "white" to "black" or "black" to "white".




17. RELIABILITY TEST

Test items	Test condition	Judgment
High temperature/humidity operation	50±2°C, RH= 85% 240 hours, Display data is white.	*1
Heat cycle (operation)	① 0°C±3°C···1 hour 55°C±3°C···1 hour ② 50 cycles , 4 hours/cycle ③ Display data is white.	*1
Thermal shock (non-operation)	① -20°C±3°C···30 minutes 60°C±3°C···30 minutes ② 100 cycles ③ Temperature transition time is within 5 minutes.	*1
Vibration (non-operation)	① 5-100Hz, 19.6m/s ² (2G) 1 minute/cycle, X,Y,Z direction ② 120 times each direction	*1, *2
Mechanical shock (non-operation)	① 539m/s ² (55G), 11ms X,Y,Z direction ② 5 times each direction	*1, *2
ESD (operation)	150pF, 150Ω, ±10KV 9 places on a panel *3 10 times each place at one-second intervals	*1
Dust (operation)	15 kinds of dust (JIS-Z 8901) Hourly 15 seconds stir, 8 times repeat	*1

*1: Display function is checked by the same condition as LCD module out-going inspection.

*2: Physical damage

*3: Discharge points are shown in the figure.



18. GENERAL CAUTIONS

Because next figures and sentences are very important, please understand these contents as follows.



CAUTION

This figure is a mark that you will get hurt and/or the module will have damages when you make a mistake to operate.



This figure is a mark that you will get hurt when you make a mistake to operate.





CAUTIONS

(1) A caution when taking out the module

- ① Pick a pouch only, when taking out the module from the carrier box.

(2) Cautions for handling the module

- ① As the electrostatic discharges may break the LCD module, handle the LCD module with care against electrostatic discharges. Peel protection sheet out from the LCD panel surface as slowly as possible.
- ②  As the LCD panel and backlight element are made from fragile glass material, impulse and pressure to the LCD module should be avoided.
- ③ As the surface of polarizer is very soft and easily scratched, use a soft dry cloth without chemicals for cleaning.
- ④ Do not pull the interface connectors in or out while the LCD module is operating.
- ⑤ Put the module display side down on a flat horizontal plane.
- ⑥ Handle connectors and cables with care.
- ⑦ When the module is operating, do not lose CLK, Hsync, or Vsync signal. If any one or more of these signals is lost, the LCD panel would be damaged.
- ⑧ The pressure for mounting should never exceed TBD.
- ⑨ The LCD module should be mounted in strong body such as magnesium alloy. If the press or twist are added to the module, the display may have un-uniformity image. When the module is mounted to customer chassis, please evaluate the display condition carefully.
- ⑩ Be careful not to touch the sheet at the time of handling because only a thin transparency seat is put on the printed circuit board.



← A thin transparency sheet on the printed circuit board.

(3) Cautions for the atmosphere

- ① Dew drop atmosphere must be avoided.
- ② Do not store and/or operate the LCD module in high temperature and/or high humidity atmosphere. Storage in an Electro-conductive polymer-packing pouch and in relatively low temperature atmosphere is recommended.
- ③ This module uses cold cathode fluorescent lamp. Therefore, The lifetime of lamp becomes short conspicuously at low temperature.
- ④ Do not operate the LCD module in high magnetic field.

(4) Caution for the module characteristics

- ① Do not any apply fixed patterns data signals to the LCD module at product aging. Applying fixed pattern for a long time may cause image sticking.

(5) Other cautions

- ① Do not disassemble and/or reassemble LCD module.
- ② Do not readjust variable resistors nor switches etc.
- ③ When returning the module for repair or etc., pack the module not to be broken.
We recommend the original shipping packages.

Liquid Crystal Display has the following specific characteristics. These are not defects nor malfunctions.

The ambient temperature may affect the display condition of the LCD module.
The LCD module uses cold cathode tube for backlight. Optical characteristics, like luminance or uniformity, will change during time.

Uneven brightness and/or small spots may be noticed depending on different display patterns.

Revision History				DOD-H-7825		26/26
Rev.	Prepared date	Revision contents	Approved	Checked	Prepared	Issued date
1	Mar. 24, 2000	DOD-H-7797	H. Tachimoto	T. Kusanagi	R. Kawashima	-
2	April 3, 2000	DOD-H-7825 P4 Feature is added. P4 Application is corrected. P22 (2)Ⓢ is corrected. P24,25 Note 1 is corrected. P25 Holding positions are added.	<i>H. Tachimoto</i>	<i>T. Kusanagi</i>	<i>R. Kawashima</i>	-