

TFT COLOR LCD MODULE

NL128102AC29-17

48cm (19.0 Type) SXGA LVDS interface (2port)



DOD-PP-2303 (3rd edition)

This DATA SHEET is updated document from DOD-PP-2099(2)

All information is subject to change without notice. Please confirm the sales representative before starting to design your system.

INTRODUCTION

The Copyright to this document belongs to NLT Technologies, Ltd. (hereinafter called "NLT"). No part of this document will be used, reproduced or copied without prior written consent of NLT.

NLT does and will not assume any liability for infringement of patents, copyrights or other intellectual property rights of any third party arising out of or in connection with application of the products described herein except for that directly attributable to mechanisms and workmanship thereof. No license, express or implied, is granted under any patent, copyright or other intellectual property right of NLT.

Some electronic products would fail or malfunction at a certain rate. In spite of every effort to enhance reliability of products by NLT, the possibility of failures and malfunction might not be avoided entirely. To prevent the risks of damage to death, human bodily injury or other property arising out thereof or in connection therewith, each customer is required to take sufficient measures in its safety designs and plans including, but not limited to, redundant system, fire-containment and anti-failure.

The products are classified into three grades: "Standard", "Special", and "Specific".

Each quality grade is designed for applications described below. Any customer who intends to use a product for application other than that of Standard is required to contact an NLT sales representative in advance.

The **Standard:** Applications as any failure, malfunction or error of the products are free from any damage to death, human bodily injury or other property (Products Safety Issue) and not related the safety of the public (Social Issues), like general electric devices.

Examples: Office equipment, audio and visual equipment, communication equipment, test and measurement equipment, personal electronic equipment, home electronic appliances, car navigation system (with no vehicle control functions), seat entertainment monitor for vehicles and airplanes, fish finder (except marine radar integrated type), PDA, etc.

The **Special:** Applications as any failure, malfunction or error of the products might directly cause any damage to death, human bodily injury or other property (Products Safety Issue) and the safety of the public (Social Issues) and required high level reliability by conventional wisdom.

Examples: Vehicle/train/ship control system, traffic signals system, traffic information control system, air traffic control system, surgery/operation equipment monitor, disaster/crime prevention system, etc.

The **Specific:** Applications as any failure, malfunction or error of the products might severe cause any damage to death, human bodily injury or other property (Products Safety Issue) and the safety of the public (Social Issues) and developed, designed and manufactured in accordance with the standards or quality assurance program designated by the customer who requires extremely high level reliability and quality. Examples: Aerospace system (except seat entertainment monitor), nuclear control system, life support system, etc.

The quality grade of this product is the "Standard" unless otherwise specified in this document.

CONTENTS

INTRODUCTION	2
1. OUTLINE	
1.1 STRUCTURE AND PRINCIPLE	
1.2 APPLICATION	
1.3 FEATURES	
2. GENERAL SPECIFICATIONS 3. BLOCK DIAGRAM	
4. DETAILED SPECIFICATIONS	
4.1 MECHANICAL SPECIFICATIONS	
4.2 ABSOLUTE MAXIMUM RATINGS	
4.3 ELECTRICAL CHARACTERISTICS	
4.3.1 LCD panel signal processing board	
4.3.2 LED driver	
4.3.3 Current wave for LED driver	
4.3.4 Power supply voltage ripple	
4.3.5 Fuse	
4.4 POWER SUPPLY VOLTAGE SEQUENCE	11
4.4.1 LCD panel signal processing board	11
4.4.2 LED driver	12
4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS	
4.5.1 LCD panel signal processing board	
4.5.2 LED driver	
4.5.3 Positions of plug and socket	
4.6 LUMINANCE CONTROL	15
4.6.1 Luminance control methods	
4.6.2 Detail of BRTP timing	16
4.7 SELECTION OF LVDS DATA INPUT MAP	
4.7.1 Mode A	
4.7.2 Mode B 4.8 DISPLAY COLORS AND INPUT DATA SIGNALS	
4.8 DISPLAY COLORS AND INPUT DATA SIGNALS	
4.9 DISPLAT POSITION	
4.10.1 Timing characteristics	
4.10.1 Input signal timing chart	
4.11 OPTICS	
4.11.1 Optical characteristics	
4.11.2 Definition of contrast ratio	23
4.11.3 Definition of luminance uniformity	
4.11.4 Definition of response times	
4.11.5 Definition of viewing angles	23
5. ESTIMATED LUMINANCE LIFETIME	24
6. RELIABILITY TESTS	25
7. PRECAUTIONS	
7.1 MEANING OF CAUTION SIGNS	
7.2 CAUTIONS	
7.3 ATTENTIONS	
7.3.1 Handling of the product	
7.3.2 Environment	
7.3.3 Characteristics	
7.3.4 Others	
8. OUTLINE DRAWINGS	
8.1 FRONT VIEW	
0.2 NEAN VIEW	

1. OUTLINE

1.1 STRUCTURE AND PRINCIPLE

Color LCD module NL128102AC29-17 is composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array and a backlight.

The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a color-filter glass substrate.

Color (Red, Green, Blue) data signals from a host system (e.g. signal generator, etc.) are modulated into best form for active matrix system by a signal processing board, and sent to the driver LSIs which drive the individual TFT arrays.

The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Color images are created by regulating the amount of transmitted light through the TFT array of red, green and blue dots.

1.2 APPLICATION

• Color monitor system

1.3 FEATURES


- Ultra-wide viewing angle (Super Fine TFT (SFT))
- Wide color gamut
- High luminance
- High contrast
- LVDS interface
- Selectable LVDS data input map
- LED backlight built in LED driver
- Acquisition product for UL60950-1/CSA C22.2 No.60950-1-03 (File number: E170632)
- Compliant with the European RoHS directive (2011/65/EU)

2. GENERAL SPECIFICATIONS

Display area	376.32 (H) × 301.056 (V) mm
Diagonal size of display	48cm (19.0 inches)
Drive system	a-Si TFT active matrix
Display color	16,777,216 colors
Pixel	$1,280 (H) \times 1,024 (V)$ pixels
Pixel arrangement	RGB (Red dot, Green dot, Blue dot) vertical stripe
Dot pitch	$0.098 (H) \times 0.294 (V) mm$
Pixel pitch	$0.294 (H) \times 0.294 (V) mm$
Module size	396.0 (W) × 324.0 (H) × 18.0 (D) mm (typ.)
Weight	2,100 (typ.)
Contrast ratio	1,000:1 (typ.)
Viewing angle	 At the contrast ratio ≥10:1 Horizontal: Right side 88° (typ.), Left side 88° (typ.) Vertical: Up side 88° (typ.), Down side 88° (typ.)
Designed viewing direction	• Viewing angle with optimum grayscale (γ≒ 2.2): Normal axis (perpendicular)
Polarizer surface	Antiglare
Polarizer pencil-hardness	2H (min.) [by JIS K5600]
Color gamut	At LCD panel center 72% (typ.) [against NTSC color space]
Response time	$\begin{array}{c} Ton+Toff \left(10\% \longleftrightarrow 90\%\right) \\ 25 \text{ms (typ.)} \end{array}$
Luminance	At the maximum luminance control 800 cd/m ² (typ.)
Signal system	LVDS 2port (Receiver: THC63LVDF84B, THine Electronics Inc. or equivalent) [8-bit digital signals for data of RGB colors, Dot clock (CLK), Data enable (DE)]
Power supply voltage	LCD panel signal processing board: 5.0V LED driver: 12.0V
Backlight	LED backlight built in LED driver
	At checkered flag pattern, the maximum luminance control

NL128102AC29-17

3. BLOCK DIAGRAM



that these grounds to be connected together in customer equipment.

4. DETAILED SPECIFICATIONS

4.1 MECHANICAL SPECIFICATIONS

Parameter	Specification		Unit
Module size	396.0 ± 0.5 (W) × 324.0 ± 0.5 (H) × 18.0 ± 0.5 (D) (typ.)	Note1 Note2	mm
Display area	376.32 (H) × 301.056 (V)	Note2	mm
Weight	2,100 (typ.), 2,310 (max.)		g

Note1: Excluding a bulge of the cover for circuit boards Note2: See "8. OUTLINE DRAWINGS".

4.2 ABSOLUTE MAXIMUM RATINGS

	Parameter	Symbol	Rating	Unit	Remarks	
Power supply	LCD panel signal	processing board	VDD	-0.3 to +6.5	v	
voltage	LED o	lriver	VDDB	-0.3 to +14.0		
	Display Not	U	VD	-0.3 to +2.4		
Input voltage for	Function Not	U U	VF	-0.3 to +3.3		$Ta = 25^{\circ}C$
signals			BRTC	-0.3 to +6.3	V	
	Function signal	for LED driver	BRTI	-0.3 to +6.0		
			BRTP	-0.3 to +5.5		
			PWSEL	-0.3 to +6.5		
c.	Storage temperature		Tst	-30 to +80	°C	-
Operating t	amparatura	Front surface	TopF	-20 to +70	°C	Note3, Note5
Operating t	emperature	Rear surface	TopR	-20 to +70	°C	Note4, Note5
				≤ 95	%	$Ta \le 40^{\circ}C$
	Relative humidity		RH	≤ 8 5	%	$40^{\circ}C < Ta \leq 50^{\circ}C$
	Note6	Note6		≤ 55	%	$50^{\circ}C < Ta \le 60^{\circ}C$
				≤ 36	%	$60^\circ C < Ta \leq 70^\circ C$
Absolute humidity Note6 Operating altitude			AH	≤70 Note7	g/m ³	Ta > 70°C
			-	≤ 5,100	m	$-20^{\circ}C \le Ta \le 70^{\circ}C$
	Storage altitude	-	≤ 13,600	m	$-30^{\circ}C \le Ta \le 80^{\circ}C$	

Note1: DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-

Note2: Function signal is TxSEL.

- Note3: Measured at LCD panel surface (including self-heat)
- Note4: Measured at LCD module's rear shield surface (including self-heat)
- Note5: The maximum or the minimum temperature at any point of LCD panel surface and rear shield surface
- Note6: No condensation
- Note7: Water amount at Ta= 70°C and RH= 36%

4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD panel signal processing board

							(Ta= 25°C)
Parameter		Symbol	min.	typ.	max.	Unit	Remarks
Power supply voltage		VDD	4.5	5.0	5.5	V	-
Power supply current		IDD	-	700 Note1	900 Note2	mA	at $VDD = 5.0V$
Permissible ripple voltage		VRP	-	-	100	mVp-p	for VDD
Differential input threshold	High	VTH	-	-	+100	mV	at VCM = 1.2V
voltage	Low	VTL	-100	-	-	mV	Note3
Terminating resistance		RT	-	100	-	Ω	-
Input voltage for TxSEL	High	VFH	Ke	ep this pin op	en.	-	
signal	Low	VFL	-	-	0.9	V	TxSEL Note4
Input current for TxSEL signa	Input current for TxSEL signal		-400	-	400	μΑ	

Note1: Checkered flag pattern [by EIAJ ED-2522]

Note2: Pattern for maximum current

Note3: Common mode voltage for LVDS receiver

Note4: TxSEL is pulled-up in the product. (Pull-up resistance: $10k\Omega$)

NL128102AC29-17


 $(\mathbf{T}_{\mathbf{a}})$

2500

4.3.2 LED driver

								(Ta= 25°C)
	Symbol	min.	typ.	max.	Unit	Remarks		
Power supply voltage			VDDB	10.8	12.0	13.2	V	-
Power supply current			IDDB	-	3,460	4,020	mA	VDDB= 12.0V, At the maximum luminance control
BRTI signal			VBI	0.1	-	1.0	v	
Input voltage for function	DDTD signal	High	VBPH	2.3	-	4.5	V	
	BRTP signal	Low	VBPL	0	-	0.6	V	
	BRTC signal	High	VBCH	2.3	-	4.5	V	
signals	DKIC signal	Low	VBCL	0	-	0.6	v	
	PWSEL signal	High	VBSH	2.3	-	3.3	V	
		Low	VBSL	0	-	0.9	v	
	BRTI signal		IBI	-200	-	200	μΑ	-
	BRTP signal	High	IBPH	-	-	500	μΑ	
Input current	DKIF Sigilai	Low	IBPL	-500	-	-	μΑ	
for function	BRTC signal	High	IBCH	-	-	5,000	μΑ	
signals	DIVIC Signal	Low	IBCL	-5,000	-	-	μΑ	
	PWSEL signal	High	IPSH	-	-	5,000	μΑ	
		Low	IPSL	-5,000	-	-	μΑ	

4.3.3 Current wave for LED driver



Duty ratio: 100% (at the maximum luminance control) to 1% (at the minimum luminance control) Luminance control frequency: 554 Hz (typ.)

- Note1: Luminance control frequency indicate the input pulse frequency, when select the external pulse control. See "4.6.2 Detail of BRTP timing".
- Note2: The power supply lines (VDDB and GNDB) have large ripple voltage during luminance control. There is the possibility that the ripple voltage produces acoustic noise and signal wave noise in audio circuit and so on.

4.3.4 Power supply voltage ripple

This product works, even if the ripple voltage levels are beyond the permissible values as following the table, but there might be noise on the display image.

Power supply voltage		Ripple voltage Note1 (Measure at input terminal of power supply)	Unit
VDD	5.0V	≤ 100	mVp-p
VDDB	12.0V	≤ 200	mVp-p

Note1: The permissible ripple voltage includes spike noise.


4.3.5 Fuse

Parameter	Fuse		Dating	Fusing	Domorka
Parameter	Туре	Supplier	Rating	current	Remarks
VDD	FCC32252AD	KAMAYA	2.5A	6.25A, 5 seconds	
٧DD	FCC52252AD	ELECTRIC Co.,Ltd.	32V	maximum	
UDDD		CONQUER	6.0A	18.0A,	Note1
VDDB	CRUCQ12LHK6A125V	CRUCQ12LHK6A125V ELECTRONICS Co.,Ltd. 63		3 seconds maximum	

Note1: The power supply capacity should be more than the fusing current. If it is less than the fusing current, the fuse may not blow in a short time, and then nasty smell, smoke and so on may occur.

4.4 POWER SUPPLY VOLTAGE SEQUENCE

4.4.1 LCD panel signal processing board




- *1 In terms of voltage variation (voltage drop) while VDD rising edge is below 4.5 V, a protection circuit may work, and then this product may not work.
- *2 These signals should be measured at the terminal of 100 Ω resistances.
- Note1: Display signals (DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-) and TxSEL signal must be "0" voltage, exclude the VALID period (See above sequence diagram). If these signals are higher than 0.3V, the internal circuit is damaged.

If some of display and function signals of this product are cut while this product is working, even if the signal input to it once again, it might not work normally. VDD should be cut when the display and function signals are stopped.

Note2: VDD should be 4.5 V or more while VDD ON period.

4.4.2 LED driver



Note1: The backlight should be turned on within the valid period of LVDS signals, in order to avoid unstable data display.

Note2: If rise time tr of VDDB is more than 100 ms, the backlight will be turned off by protection circuit for LED driver.

Note3: When VDDB is 0V or BRTC is Low, PWSEL must be set to Low or Open

4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS

4.5.1 LCD panel signal processing board

CN1 socket (LCD module side):FI-X30SSL-HF (Japan Aviation Electronics Industry Limited (JAE))Adaptable plug:FI-X30C series/ FI-X30H series/ FI-X30M series(Japan Aviation Electronics Industry Limited (JAE))

Pin No.	Symbol	Signal	Remarks
1	DA0-		N 1
2	DA0+	Odd pixel data 0	Note1
3	DA1-		NT-4-1
4	DA1+	Odd pixel data 1	Note1
5	DA2-	Odd pixel data 2	Note1
6	DA2+		Note1
7	GND	Ground	Note2
8	CKA-	Odd pixel clock	Note1
9	CKA+	ouu pixei ciock	Note1
10	DA3-	Odd pixel data 3	Note1
11	DA3+		Note1
12	DB0-	Even pixel data 0	Note1
13	DB0+		
14	GND	Ground	Note2
15	DB1-	Even pixel data 1	Note1
16	DB1+		
17	GND	Ground	Note2
18	DB2-	Even pixel data 2	Note1
19	DB2+		
20	CKB-	Even pixel clock	Note1
21	CKB+		
22	DB3-	Even pixel data 3	Note1
23	DB3+		
24	GND	Ground	Note2
25	TxSEL	Selection of LVDS data input map	Open: Mode A Low: Mode B Note3, Note4
26	RSVD	-	Keep this pin Open.
27	N.C.	-	Keep this pin Open.
28			
29	VDD	Power supply	Note2
30			

Note1: Twist pair wires with 100Ω (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.

Note2: All GND and VDD terminals should be used without any non-connected lines. Note3: TxSEL is pulled-up in the product. (Pull-up resistance: $10k\Omega$) Note4: See "**4.7 SELECTION OF LVDS DATA INPUT MAP**".

4.5.2 LED driver

CN201 socket (LCD module side): DF3Z-10P-2H (2*) (HIROSE ELECTRIC Co,.Ltd.) Adaptable plug: DF3-10S-2C (HIROSE ELECTRIC Co,.Ltd.)

1	Adaptable	plug:	DF3-10S-2C (HIRO	SE ELECTRIC Co, Ltd.)
	Pin No.	Symbol	Function	Description
	1	GNDB		
	2	GNDB		
	3	GNDB	LED driver ground	Note1
	4	GNDB		
	5	GNDB		
	6	VDDB		
	7	VDDB		
	8	VDDB	Power supply	Note1
	9	VDDB		
	10	VDDB		

Note1: All VDDB and GNDB terminals should be used without any non-connected lines.


Adaptable p	olug:	51021-0900 (MOLEX Inc.)	
Pin No.	Symbol	Function	Description
1	PWSEL	Selection of luminance control signal method	Note1, Note2
2	GNDB	LED driver ground	Note3
3	BRTP	BRTP signal	
4	BRTI	Luminance control terminal	Note1
5	BRTH	Lummance control terminal	
6	BRTC	Backlight ON/OFF control signal	High or Open: Backlight ON Low: Backlight OFF
7	N. C.	-	Keep this pin Open.
8	GNDB	LED driver ground	Note3
9	GNDB	LED driver ground	notes

CN202 socket (LCD module side): 53261-0971 (MOLEX Inc.) Adaptable plug: 51021-0900 (MOLEX Inc.)

Note1: See "4.6 LUMINANCE CONTROL ".

Note2: When VDDB is 0V or BRTC is Low, PWSEL must be set to Low or Open. Note3: All GNDB terminals should be used without any non-connected lines.

4.5.3 Positions of socket



NL128102AC29-17

NLT Technologies

4.6 LUMINANCE CONTROL

4.6.1 Luminance control methods


Method	Adjustment and luminance	e ratio PWSEL terminal	BRTP terminal
Variable resistor control Note1	• Luminance ratio Note3 • Luminance ratio Note3 • Adjustment Voltage control method works, when BI and VBI voltage is input between BR' This control method can carry out contin luminance. Luminance is the maximum when BRTI t • Luminance ratio Note3 BRTI Voltage (VBI) Lumi 0.1 V Note4 1	e control should be the resistance is the t of the resistance is tween BRTH-BRTI RTI nance ratio 0% (typ.) 100% RTH terminal is 0V II-BRTH terminals. uation adjustment of	Open
Pulse width modulation (PWM) Note1 Note2 Note5	0.01 (At frequ	al (BRTP signal) is acce is controlled by	BRTP signa

Note1: In case of the variable resistor control method and the voltage control method, noises may appear on the display image depending on the input signals timing for LCD panel signal processing board. Use Pulse width modulation (PWM) method, if interference noises appear on the display image!


- Note2: The LED driver will stop working, if the Low period of BRTP signal is more than 50ms while BRTC signal is High or Open. Then the backlight will not turn on anymore, even if BRTP signal is input again. This is not out of order. The LED driver will start to work when power is supplied again.
- Note3: These data are the target values.
- Note4: Do not set the variable resistor is less than $1k\Omega$ or BRTI voltage is less than 0.1V.Otherwise flickers may cause or the LED may be turned off.
- Note5: See "4.6.2 Detail of BRTP timing".

☆

- 4.6.2 Detail of BRTP timing
 - (1) Timing diagrams
 - Outline chart



• Detail of A



(2) Each parameter

Parameter	Symbol	min.	typ.	max.	Unit	Remarks
PWM frequency	$\mathbf{f}_{\mathrm{PWM}}$	185	-	1k	Hz	Note1,2,3
PWM duty ratio	DR _{PWM}	1	-	100	%	Note4,5
PWM pulse width	tPWH	30	-	-	μs	Note1,4,5

Note1: Definition of parameters is as follows.

$$f_{PWM} = \frac{1}{tPW}$$
, $DR_{PWM} = \frac{tPWH}{tPW}$

Note2: A recommended f_{PWM} value is as follows.

$$f_{PWM} = \frac{2n-1}{4} \times fv$$

(n= integer, fv= frame frequency of LCD module)

- Note3: Depending on the frequency used, some noise may appear on the screen, please conduct a thorough evaluation.
- Note4: While the BRTC signal is high, do not set the tPWH (PWM pulse width) is less than 30µs. It may cause abnormal working of the backlight. In this case, turn the backlight off and then on again by BRTC signal.
- Note5: Regardless of the PWM frequency, both PWM duty ratio and PWM pulse width must be always more than the minimum values.

NL128102AC29-17

NLT Technologies

4.7 SELECTION OF LVDS DATA INPUT MAP

4.7.1 Mode A

		_		Transı	nitter]		
Input data	Note1		Pin	THC63LVDM83D or equivalent	Pin	THC63LVD823 or equivalent			CN1
	RA0	\rightarrow	51	TA0	53	R12	Note2	Pin	Symbol
	RA1	\rightarrow	52	TA1		R13 TA1-	\rightarrow	1	DA0-
	RA2	\rightarrow		TA2		R14 TA1+	\rightarrow	2	DA0+
	RA3	\rightarrow		TA3		R15			
_	RA4	\rightarrow		TA4		R16 TB1-	\rightarrow		DA1-
na	RA5	\rightarrow		TA5		R17 TB1+	\rightarrow	4	DA1+
.33.	GA0	\rightarrow		TA6		G12			-
21 s	GA1	\rightarrow		TB0		G13 TC1-	\rightarrow		DA2-
itro	GA2	\rightarrow		TB1		G14 TC1+	\rightarrow		DA2+
SOL	GA3	\rightarrow		TB2		G15 G16 TCLK1-			GND
ф	GA4 GA5	\rightarrow		TB3 TB4			\rightarrow \rightarrow		CKA- CKA+
an	BA0	\rightarrow		TB5		G17 TCLK1+ B12	\rightarrow	9	CNA+
ita	BA0 BA1	\rightarrow		TB5 TB6		B12 TD1-	\rightarrow	10	DA3-
da	BA2	\rightarrow		TC0 1st		B14 TD1+	\rightarrow		DA3+
fel	BA3	\rightarrow		TC1		B15		11	DING
kiq	BA4	\rightarrow		TC2	77	B16			
Odd pixel data and control signal	BA5	\rightarrow		TC3		B17			
Ŏ Note	3 RSVD	\rightarrow		TC4		RSVD			
	3 RSVD	\rightarrow	28	TC5		RSVD			
	DE	\rightarrow	30	TC6	9	DE			
	RA6	\rightarrow	50	TD0		R10			
	RA7	\rightarrow		TD1		R11			
	GA6	\rightarrow		TD2		G10			
	GA7	\rightarrow		TD3		G11			
	BA6	\rightarrow		TD4		B10			
	BA7	\rightarrow		TD5	70	B11			
Note	3 RSVD	\rightarrow		TD6	-				
	CLK	\rightarrow		CLKIN		CLK			
	RB0	\rightarrow		TA0		R22			
	RB1	\rightarrow		TA1		R23 TA2-	\rightarrow		DB0-
	RB2	\rightarrow		TA2		R24 TA2+	\rightarrow		DB0+
	RB3	\rightarrow		TA3		R25			GND
	RB4	\rightarrow		TA4		R26 TB2-	\rightarrow		DB1-
	RB5 GB0	\rightarrow		TA5 TA6		R27 TB2+ G22	\rightarrow		DB1+ GND
	GB0 GB1	\rightarrow \rightarrow		TB0		G22 G23 TC2-	\rightarrow		DB2-
	GB1 GB2	\rightarrow		TB1		G23 TC2+	\rightarrow		DB2- DB2+
	GB2 GB3	\rightarrow		TB2		G25 IC2+	Í	19	
a	GB3 GB4	\rightarrow		TB2 TB3		G26 TCLK2-	\rightarrow	20	CKB-
lat	GB5	\rightarrow		TB4		G27 TCLK2+	\rightarrow		CKB+
el data	BB0	\rightarrow		TB5		B22			
ixe	BB1	\rightarrow		TB6	100	B23 TD2-	\rightarrow	22	DB3-
Even pix	BB2	\rightarrow	20	TC0 2nd	1	B24 TD2+	\rightarrow	23	DB3+
ver	BB3	\rightarrow		TC1		B25			GND
ы́	BB4	\rightarrow		TC2		B26		25	TxSEL
	BB5	\rightarrow		TC3	6	B27			RSVD
	3RSVD	\rightarrow		TC4	-				N.C.
	3 RSVD	\rightarrow		TC5	-				VDD
Note	3 RSVD	\rightarrow		TC6	-	200			VDD
	RB6	\rightarrow		TD0		R20		30	VDD
	RB7	\rightarrow		TD1		R21			
	GB6	\rightarrow		TD2		G20			
	GB7	\rightarrow		TD3 TD4		G21 B20			
	BB6 BB7	\rightarrow \rightarrow		TD5		B20 B21			
Note	3RSVD	\rightarrow		TD6	- 98	D21			
inote	CLK	\rightarrow		CLKIN					
	CLK	í	51	CLAIN	-				

4.7.2 Mode B

			1			Transm	nitter			ĺ .		
Input da	ata N	lote1		Pin	THC63LVDM83D or equi	valent	Pin	THC63LVD823 or equ	iivalent			CN1
	RA	2	\rightarrow	51	TA0			R12		Note2	Pin	Symbol
	RA		\rightarrow	52				R13	TA1-	\rightarrow		DA0-
	RA		\rightarrow		TA2			R14	TA1+	\rightarrow	2	DA0+
	RA		\rightarrow		TA3	_		R15	TTD 1			D.4.1
F	RA		→ 、		TA4	_		R16	TB1-	\rightarrow		DA1-
Odd pixel data and control signal	RA GA		\rightarrow \rightarrow	3		-		R17 G12	TB1+	\rightarrow	4	DA1+
Si	GA		\rightarrow	6		-		G12 G13	TC1-	\rightarrow	5	DA2-
rol	GA		\rightarrow	7				G14	TC1+	\rightarrow		DA2+
ont	GA		\rightarrow	11	TB2			G15			7	GND
ŏ	GA	.6	\rightarrow		TB3				TCLK1-	\rightarrow		CKA-
nnd	GA		\rightarrow		TB4				TCLK1+	\rightarrow	9	CKA+
ia 8	BA		\rightarrow		TB5	_		B12			10	D 1 2
dat	BA		\rightarrow	20	TB6 TC0 1st	_		B13 B14	TD1- TD1+	\rightarrow \rightarrow		DA3-
el	BA BA		\rightarrow \rightarrow		TC0 1st TC1	-		B15	IDI+	~	11	DA3+
pix	BA		\rightarrow		TC2	-		B16				
Id J	BA		\rightarrow		TC3			B17				
Ö No	ote3 RSV		\rightarrow					RSVD				
No	ote3 RSV	VD	\rightarrow		TC5			RSVD				
	DE		\rightarrow		TC6			DE				
	RA		\rightarrow		TD0	_		R10				
	RA		→ `	2		_		R11				
	GA GA		\rightarrow \rightarrow	8	TD2 TD3	-		G10 G11				
	BA		\rightarrow		TD4	-		B10				
	BA		→́		TD5	-		B11				
No	ote3 RSV		\rightarrow	25		_	-	r				
	CLI	K	\rightarrow	31	CLKIN		10	CLK				
	RB	2	\rightarrow	51	TA0		81	R22				
	RB.		\rightarrow	52				R23	TA2-	\rightarrow		DB0-
	RB4		\rightarrow		TA2			R24	TA2+	\rightarrow		DB0+
	RB:		→ `		TA3	_		R25	TDA			GND
	RB RB		→ 、	<u>56</u> 3	TA4 TA5	-		R26 R27	TB2- TB2+	\rightarrow \rightarrow		DB1- DB1+
	GB		\rightarrow \rightarrow	4		-		G22	162+	~		GND
	GB		÷	6		_		G23	TC2-	\rightarrow		DB2-
	GB		\rightarrow	7		-		G24	TC2+	\rightarrow		DB2+
	GB		\rightarrow	11	TB2		94	G25				
ta	GB	6	\rightarrow	12					TCLK2-	\rightarrow		CKB-
data	GB		\rightarrow		TB4	Ļ			TCLK2+	\rightarrow	21	CKB+
	BB		→ `		TB5	-		B22				DD2
Even pixel	BB:		\rightarrow \rightarrow		TB6 TC0 2nd	-		B23 B24	TD2- TD2+	\rightarrow \rightarrow		DB3- DB3+
en	BB4 BB5		\rightarrow		TC1	F		B25	1D2+	\rightarrow		GND
Εv	BB		\rightarrow		TC2	F		B26				TxSEL
	BB		\rightarrow		TC3	_		B27				RSVD
No	ote3 RSV	VD	\rightarrow		TC4		-				27	N.C.
No	ote3 RSV	VD	\rightarrow	28	TC5		-				28	VDD
No	ote3 RSV		\rightarrow		TC6		-					VDD
	RB		\rightarrow		TD0	Ļ		R20			30	VDD
	RB		→ 、		TD1	-	_	R21				
1	GB GB		\rightarrow		TD2 TD3	F		G20 G21				
	BB		\rightarrow \rightarrow		TD4	ŀ		B20				
1	BB		\rightarrow		TD5	┝	_	B20				
No	ote3 RSV		\rightarrow		TD6	F	-					
	CLI		\rightarrow		CLKIN	F	-					
-		_								-		

Note1: LSB (Least Significant Bit) – RA0, GA0, BA0, RB0, GB0, BB0 MSB (Most Significant Bit) – RA7, GA7, BA7, RB7, GB7, BB7

- Note2: Twist pair wires with 100Ω (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.
- Note3: Input signal RSVD is not used inside the product, but do not keep pin open to avoid noise problem.

4.8 DISPLAY COLORS AND INPUT DATA SIGNALS

This product can display in equivalent to 16,777,216 colors in 256 gray scales. Also the relation between display colors and input data signals is as the following table.

										Data si	gnal	(0: I	Low 1	evel,	1: Hi	igh le	vel)								
Disp	play colors	RA7 I	RA6 F	RA5	RA4	RA3	RA2	RA1	RA0	GA7 G	A6	GA5	GA4	GA3	GA2	GAI	GA0	BA7	BA6	BA5	BA4	BA3	BA2	BA1	BA0
		RB7 I	RB6 H	RB5	RB4	RB3	RB2	RB1	RB0	GB7 G	B6 (GB5	GB4	GB3	GB2	GBI	GB0	BB7	BB6	BB5	BB4	BB3	BB2	BB1	BB0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
ors	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Basic Colors	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
asic	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Bi	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
e		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
scal	dark	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red gray scale	↑ 				:	•																			
ig pg	\downarrow	1	1	1	1	:	1	0	1	0	0	0			0	0	0		0	0	0	:	0	0	0
R	bright	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	D 1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	$\frac{1}{0}$	$\frac{1}{0}$	$\frac{1}{0}$	1	$\frac{1}{0}$	1	1 0	0	0	0	0	$\frac{0}{0}$	0	0	0	0	0	$\frac{0}{0}$	$\frac{0}{0}$	0	$\frac{0}{0}$	0	0 0
	Black	0	0	0	0	0	0	0 0	0	0	0	0	0 0		0	0	0 1	0	0	0	0	0 0	0	0 0	0
ale	-11-	0	0 0	0	0	$\begin{array}{c} 0 \\ 0 \end{array}$	0 0	0	0	0	0 0	0 0	0	0 0	0 0	0 1	0	0	0	0	0	0	0	0	0
y sc	dark ↑	0	0	0	0	. 0	0	0	0	0	0	0	0	. 0	0	1	0	0	0	0	0	. 0	0	0	0
gra	\downarrow																					•			
Green gray scale	• bright	0	0	0	0	. 0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	. 0	0	0	0
ΰ	origin	Ő	Ő	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green	Ő	0	Õ	Ő	0	0	Õ	0	1	1	1	1	1	1	1	ĩ	Ő	0	0	0	0	0	Õ	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Diack	Ő	Ő	0	Ő	0	Õ	0	Õ	Ő	0	0	0	0	0	0	Õ	Ő	0	0	Ő	0	0	Õ	1
ale	dark	0	Õ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
y sc	\uparrow	-							-	-								_				:			-
e gra	\downarrow												:									:			
Blue gray scale	bright	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
1	÷	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

4.9 DISPLAY POSITION

D	(1, 1)		D	(2, 1)			
RA	GA	BA	RB	GB	BB		
		1	l			-	
\leq	D(1,	1)	D(2, 1)	>	•••	D(1280, 1)
	D(1,	2)	D(2, 2)		•••	D(1280, 2)
	•			•		•	•
	•			•		•	•
	•			•		•	•
	•			•		•	•
	•			•		•	•
	D(1,10	24)	D(2,	1024)		•••	D(1280, 1024)

4.10 INPUT SIGNAL TIMINGS

4.10.1 Timing characteristics


	Parameter		Symbol	min.	typ.	max.	Unit	Remarks
	Freq	Frequency			54	59	MHz	18.52 ns (typ.)
CLK	Dut	y ratio	-				-	Note2
	Rise time	e, Fall time	-		-		ns	INOLEZ
	CLK-DATA	Setup time	-				ns	
DATA	CLK-DATA	Hold time	-		-		ns	Note2
	Rise time	e, Fall time	-				ns	
		Cycle	th	12.3	15.63	20.59	μs	64.0 kHz (typ.)
	Horizontal	Cycle	ui	660	844	1,024	CLK	Note1, Note2
		Display period	thd		640			-
	M	Cycle	ta.	13.1	16.6	20.0	ms	60.0 Hz (typ.)
DE	Vertical (One frame)	Cycle	tv	1,030	1,066	1,422	Н	Note1
	(One frame)	Display period	tvd		1,024		Н	-
	CLK-DE	Setup time	-				ns	
	ULK-DE	Hold time	-	-			ns	Note2
	Rise time, Fall time						ns	

Note1: Definition of parameters is as follows. tc = 1CLK, th = 1H

Note2: See the data sheet of LVDS transmitter.

4.10.2 Input signal timing chart

Horizontal timing



Note1: DATA (A) = RA0-RA7, GA0-GA7, BA0-BA7 DATA (B) = RB0-RB7, GB0-GB7, BB0-BB7

4.11 OPTICS

4.11.1 Optical characteristics


								(Note1, N	Note2)
Paramet	er	Condition		min.	typ.	max.	Unit	Measuring instrument	Remarks
Luminar	nce	White at center $\theta \mathbf{R} = 0^\circ, \ \theta \mathbf{L} = 0^\circ, \ \theta \mathbf{U} = 0^\circ, \ \theta \mathbf{D} = 0^\circ$		600	800	-	cd/m ²	BM5A or SR-3	-
Contrast 1	atio	White/Black at center $\theta \mathbf{R} = 0^\circ, \ \theta \mathbf{L} = 0^\circ, \ \theta \mathbf{U} = 0^\circ, \ \theta \mathbf{D} = 0^\circ$	CR	750	1,000	-	-	BM5A or SR-3	Note3
Luminar uniform		White $\theta \mathbf{R} = 0^{\circ}, \ \theta \mathbf{L} = 0^{\circ}, \ \theta \mathbf{U} = 0^{\circ}, \ \theta \mathbf{D} = 0^{\circ}$	LU	-	1.1	1.25	-	BM-5A	Note4
	White	x coordinate	Wx	0.250	0.300	0.350	-		
	white	y coordinate	Wy	0.265	0.315	0.365	-		
	Red	x coordinate	Rx	Rx 0.590 0.640 0.690 -					
Chromaticity	Keu	y coordinate	Ry	0.280	0.330	0.380	-		
Chromaticity	Green	x coordinate	Gx	0.250	0.300	0.350	-	SR-3	Note5
		y coordinate	Gy	0.570	0.620	0.670	-		
	Blue	x coordinate	Bx	0.100	0.150	0.200	-		
	Diue	y coordinate	By	0.010	0.060	0.110	-		
Color ga	mut	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ \theta U = 0^{\circ}, \ \theta D = 0^{\circ}$ at center, against NTSC color space	С	65	72	-	%		
Response	time	Black to white	Ton	-	14	25	ms	BM-5A	Note6
Response	time	White to black	Toff	-	11	15	ms	-10000	Note7
	Right	$\theta U = 0^{\circ}, \ \theta D = 0^{\circ}, \ CR \ge 10$	θR	70	88	-	0		
Viewing	Left	$\theta U = 0^{\circ}, \ \theta D = 0^{\circ}, \ CR \ge 10$	θL	70	88	-	0	BM-5A, EZ	Note8
angle	Up	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ CR \ge 10$	θU	70	88	-	0	Contrast	noteo
	Down	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ CR \ge 10$	θD	70	88	-	0		

Note1: These are initial characteristics.

Note2: Measurement conditions are as follows.

Ta = 25°C, VDD = 5.0V, VDDB = 12.0V, At the maximum luminance control, Display mode: SXGA, Horizontal cycle = 1/64.0kHz, Vertical cycle = 1/60.0Hz

Optical characteristics are measured at luminance saturation 20minutes after the product works in the dark room. Also measurement methods are as follows.



Note3: See "**4.11.2 Definition of contrast ratio**". Note4: See "**4.11.3 Definition of luminance uniformity**". Note5: These coordinates are found on CIE 1931 chromaticity diagram. Note6: Product surface temperature: TopF = 35°C Note7: See "**4.11.4 Definition of response times**". Note8: See "**4.11.5 Definition of viewing angles**".

4.11.2 Definition of contrast ratio


The contrast ratio is calculated by using the following formula. Contrast ratio (CR) = $\frac{\text{Luminance of white screen}}{\text{Luminance of black screen}}$

4.11.3 Definition of luminance uniformity

The luminance uniformity is calculated by using following formula.


Luminance uniformity (LU) = <u>Maximum luminance from ① to ⑤</u> <u>Minimum luminance from ① to ⑤</u>

The luminance is measured at near the 5 points shown below.




4.11.4 Definition of response times

Response time is measured, the luminance changes from "black" to "white", or "white" to "black" on the same screen point, by photo-detector. Ton is the time it takes the luminance change from 10% up to 90%. Also Toff is the time it takes the luminance change from 90% down to 10% (See the following diagram.).



4.11.5 Definition of viewing angles



5. ESTIMATED LUMINANCE LIFETIME

The luminance lifetime is the time from initial luminance to half-luminance.

This lifetime is the estimated value, and is not guarantee value.

	Condition	Estimated luminance lifetime (Life time expectancy) Note1, Note2, Note3	Unit
LED elementary	25°C (Ambient temperature of the product) Continuous operation, PWM duty ratio: 100%	94,000	h
substance	70°C (Temperature at LCD panel surface and rear shield surface) Continuous operation, PWM duty ratio: 100%	82,000	h

Note1: Life time expectancy is mean time to half-luminance.


Note2: Estimated luminance lifetime is not the value for LCD module but the value for LED elementary substance.

Note3: By ambient temperature, the lifetime changes particularly. Especially, in case the product works under high temperature environment, the lifetime becomes short.

6. RELIABILITY TESTS

Test i	tem	Condition	Judgment Note1
High temperature (Opera		 60 ± 2°C, RH = 90%, 240hours Display data is white. 	
Heat c (Opera		 -20 ± 3°C1hour 70 ± 3°C1hour 50cycles, 4hours/cycle Display data is white. 	No display malfunctions
Thermal (Non ope		 -30 ± 3°C30minutes 80 ± 3°C30minutes 100cycles, 1hour/cycle Temperature transition time is within 5 minutes. 	
Vibra (Non ope		 5 to 100Hz, 11.76m/s² 1 minute/cycle X, Y, Z directions 10 times each direction 	No display malfunctions No physical damages
Mechanica (Non ope		 ① 294m/ s², 11ms ② ±X, ±Y, ±Z directions ③ 3 times each direction 	No physical damages
ESI (Opera	-	 150pF, 150Ω, ±15kV 9 places on a panel surface Note2 10 times each place at 1 sec interval 	
Lou: mmoore	Non-operation	 15 kPa (Equivalent to altitude 13,600m) -30°C±3°C24 hours 80°C±3°C24 hours 	No display malfunctions
Low pressure	Operation	 53.3 kPa (Equivalent to altitude 5,100m) -20°C±3°C24 hours 70°C±3°C24 hours 	

Note1: Display functions are checked under the same conditions as product inspection. Note2: See the following figure for discharge points



7. PRECAUTIONS

7.1 MEANING OF CAUTION SIGNS

The following caution signs have very important meaning. **Be sure to read "7.2 CAUTIONS" and "7.3 ATTENTIONS"!**




This sign has the meaning that a customer will be injured or the product will sustain damage if the customer practices wrong operations.



This sign has the meaning that a customer will be injured if the customer practices wrong operations.

7.2 CAUTIONS




- * Do not touch the working backlight. There is a danger of burn injury.
- * Do not shock and press the LCD panel and the backlight! There is a danger of breaking, because they are made of glass. (Shock: Equal to or no greater than 294m/s² and equal to or no greater than 11ms, Pressure: Equal to or no greater than 19.6 N (φ16mm jig))

7.3.1 Handling of the product

- ① Take hold of both ends without touching the circuit board when the product (LCD module) is picked up from inner packing box to avoid broken down or misadjustment, because of stress to mounting parts on the circuit board.
- ② Do not hook or pull cables such as lamp cable, and so on, in order to avoid any damage.
- ③ When the product is put on the table temporarily, display surface must be placed downward.
- ④ When handling the product, take the measures of electrostatic discharge with such as earth band, ionic shower and so on, because the product may be damaged by electrostatic.
- ⑤ The torque for product mounting screws must never exceed 0.67N·m. Higher torque might result in distortion of the bezel. And the length of product mounting screws from surface of plate (product side) must be ≤ 3.0 mm
- (6) The product must be installed using mounting holes without undue stress such as bends or twist (See outline drawings). And do not add undue stress to any portion (such as bezel flat area). Bends or twist described above and undue stress to any portion may cause display mura. Recommended installing method: Ideal plane "A" is defined by one mounting hole (datum point)

and other mounting holes. The ideal plane "A" is defined by one mounting hole (datum point and other mounting holes. The ideal plane "A" should be the same plane within ± 0.3 mm.



- ⑦ Do not press or rub on the sensitive product surface. When cleaning the product surface, wipe it with a soft dry cloth.
- [®] Do not push or pull the interface connectors while the product is working.
- When handling the product, use of an original protection sheet on the product surface (polarizer) is
 recommended for protection of product surface. Adhesive type protection sheet may change color
 or characteristics of the polarizer.
- ① Usually liquid crystals don't leak through the breakage of glasses because of the surface tension of thin layer and the construction of LCD panel. But, if you contact with liquid crystal by any chance, please wash it away with soap and water.

7.3.2 Environment

- ① Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive gases. Keep the product in packing box with antistatic pouch in room temperature to avoid dusts and sunlight, when storing the product.
- ② In order to prevent dew condensation occurred by temperature difference, the product packing box must be opened after enough time being left under the environment of an unpacking room. Evaluate the storage time sufficiently because dew condensation is affected by the environmental temperature and humidity. (Recommended leaving time: 6 hours or more with the original packing state after a customer receives the package)
- ③ Do not operate in high magnetic field. If not, circuit boards may be broken.
- ④ This product is not designed as radiation hardened.

7.3.3 Characteristics

The following items are neither defects nor failures.

- ① Response time, luminance and color may be changed by ambient temperature.
- ② Display mura, flickering, vertical streams or tiny spots may be observed depending on display patterns.
- ③ Optical characteristics (e.g. luminance, display uniformity, etc.) gradually is going to change depending on operating time, and especially low temperature, because the LCD has cold cathode fluorescent lamps.
- ④ Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen saver, if the fixed pattern is displayed on the screen.
- (5) The display color may be changed depending on viewing angle because of the use of condenser sheet in the backlight.
- ⁽⁶⁾ Optical characteristics may be changed depending on input signal timings.
- ⑦ The interference noise between input signal frequency for this product's signal processing board and luminance control frequency of the LED driver may appear on a display. Set up luminance control frequency of the LED driver so that the interference noise does not appear.

7.3.4 Others

- ① All GND, VDD, GNDB and VDDB terminals should be used without any non-connected lines.
- ② Do not disassemble a product or adjust variable resistors.
- ③ The LCD module by itself or integrated into end product should be packed and transported with display in the vertical position. Otherwise the display characteristics may be degraded.
- ④ Pack the product with the original shipping package, in order to avoid any damages during transportation, when returning the product to NLT.
- ⑤ The information of China RoHS directive six hazardous substances or elements in this product is as follows.


	China RoHS directive six hazardous substances or elements										
Lead (Pb)Mercury (Hg)Cadmium (Cd)Hexavalent Chromium (Cr VI)Polybrominated BiphenysPolybrominated Biphenyl Ethe (PBDE)											
×	0	0	0	0	0						

Note1: (): This indicates that the poisonous or harmful material in all the homogeneous materials for this part is equal or below the limitation level of SJ/T11363-2006 standard regulation.

 \times : This indicates that the poisonous or harmful material in all the homogeneous smaterials for this part is above the limitation level of SJ/T11363-2006 standard regulation.

8. OUTLINE DRAWINGS

8.1 FRONT VIEW




Note1: The torque for product mounting screws must never exceed 0.67N·m. And the length of product mounting screws from surface of plate (product side) must be ≤ 3.0 mm.



Unit: mm


8.2 REAR VIEW



Note1: The values in parentheses are for reference.

Note2: The torque for product mounting screws must never exceed 0.67N·m. And the length of product mounting screws from surface of plate (product side) must be ≤ 3.0 mm.
Note3: The dimension to the center of CN1-Pin No 1

DATA SHEET DOD-PP-2303 (3rd edition)



Section A-A

Unit: mm