# **NEC** NEC LCD Technologies, Ltd.

## TFT COLOR LCD MODULE

NL128102BC29-10C

48.0cm (19.0 Type) SXGA LVDS Interface (2 port)

DATA SHEET 
DOD-PP-0703 (1st edition)

This PRELIMINARY DATA SHEET is updated document from DOD-PP-0597(2).

All information is subject to change without notice. Please confirm the sales representative before starting to design your system.

#### INTRODUCTION

The Copyright to this document belongs to NEC LCD Technologies, Ltd. (hereinafter called "NEC"). No part of this document will be used, reproduced or copied without prior written consent of NEC.

NEC does and will not assume any liability for infringement of patents, copyrights or other intellectual property rights of any third party arising out of or in connection with application of the products described herein except for that directly attributable to mechanisms and workmanship thereof. No license, express or implied, is granted under any patent, copyright or other intellectual property right of NEC.

Some electronic parts/components would fail or malfunction at a certain rate. In spite of every effort to enhance reliability of products by NEC, the possibility of failures and malfunction might not be avoided entirely. To prevent the risks of damage to death, human bodily injury or other property arising out thereof or in connection therewith, each customer is required to take sufficient measures in its safety designs and plans including, but not limited to, redundant system, fire-containment and anti-failure.

The products are classified into three quality grades: "Standard", "Special", and "Specific" of the highest grade of a quality assurance program at the choice of a customer. Each quality grade is designed for applications described below. Any customer who intends to use a product for application other than that of Standard quality grade is required to contact an NEC sales representative in advance.

The **Standard** quality grade applies to the products developed, designed and manufactured in accordance with the NEC standard quality assurance program, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses are, directly or indirectly, free of any damage to death, human bodily injury or other property, like general electronic devices.

Examples: Computers, office automation equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment, industrial robots, etc.

The **Special** quality grade applies to the products developed, designed and manufactured in accordance with an NEC quality assurance program stricter than the standard one, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses might directly cause any damage to death, human bodily injury or other property, or such application under more severe condition than that defined in the Standard quality grade without such direct damage.

Examples: Control systems for transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, medical equipment not specifically designed for life support, safety equipment, etc.

The **Specific** quality grade applies to the products developed, designed and manufactured in accordance with the standards or quality assurance program designated by a customer who requires an extremely higher level of reliability and quality for such products.

Examples: Military systems, aircraft control equipment, aerospace equipment, nuclear reactor control systems, medical equipment/devices/systems for life support, etc.

The quality grade of this product is the "Standard" unless otherwise specified in this document.

### CONTENTS

INTRODUCTION	2
1 OUT INE	
1.1 STRUCTURE AND PRINCIPLE	
1.2 APPLICATION	
1.3 FEATURES	
2. GENERAL SPECIFICATIONS	
3. BLOCK DIAGRAM	6
4. DETAILED SPECIFICATIONS	
4.1 MECHANICAL SPECIFICATIONS	
4.2 ABSOLUTE MAXIMUM RATINGS	
4.3 ELECTRICAL CHARACTERISTICS	
4.3.1 LCD panel signal processing board	8
4.3.2 Backlight lamp	9
4.3.3 Power supply voltage ripple	11
4.3.4 Fuse	11
4.4 POWER SUPPLY VOLTAGE SEQUENCE	12
4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE	E PINS
4.5.1 LCD panel signal processing board	
4.5.2 Backlight lamp	
4.5.3 Positions of plug and socket	15
4.6 SELECTION OF LVDS DATA INPUT MAP	16
4.6.1 Mode A	
4.6.2 Mode B	
4.7 DISPLAY COLORS AND INPUT DATA SIGNALS	
4.8 DISPLAY POSITION	
4.9 INPUT SIGNAL TIMINGS	
4.9.1 Timing characteristics	
4.9.2 Input signal timing chart	
4.10 OPTICS	
4.10.1 Optical characteristics	
4.10.2 Definition of contrast ratio	
4.10.3 Definition of luminance uniformity	
4.10.4 Definition of response times	
4.10.5 Definition of viewing angles	23
5. ESTIMATED LUMINANCE LIFETIME	
6. RELIABILITY TESTS	
7. PRECAUTIONS	
7.1 MEANING OF CAUTION SIGNS	
7.2 CAUTIONS	
7.3 ATTENTIONS	
7.3.1 Handling of the product	
7.3.2 Environment	27
7.3.3 Characteristics	28
7.3.4 Other	28
8. OUTLINE DRAWINGS	29
8.1 FRONT VIEW	29
8.2 REAR VIEW	30

#### 1. OUTLINE

#### 1.1 STRUCTURE AND PRINCIPLE

Color LCD module NL128102BC29-10C is composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array and a backlight.

The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a monochrome-filter glass substrate.

Grayscale data signals from a host system (e.g. signal generator, etc.) are modulated into best form for active matrix system by a signal processing board, and sent to the driver LSIs which drive the individual TFT arrays.

The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Monochrome images are created by regulating the amount of transmitted light through the TFT array.

#### 1.2 APPLICATION

• Monitor system

#### 1.3 FEATURES

- Ultra-wide viewing angle (Adoption of Ultra-Advanced Super Fine TFT (UA-SFT))
- Wide color gamut
- High contrast
- LVDS interface
- Selectable LVDS data input map
- Edge light type (without inverter)
- Acquisition product for UL60950-1 /CSA C22.2 No.60950-1-03 (File number: E170632)
- Compliance with the European RoHS directive (2002/95/EC)



#### 2. GENERAL SPECIFICATIONS

Display area	376.32 (H) × 301.056 (V) mm	
Diagonal size of display	48cm (19.0 inches)	
Drive system	a-Si TFT active matrix	
Display color	16,777,216 colors	
Pixel	1,280 (H) × 1,024 (V) pixels	
Pixel arrangement	RGB (Red dot, Green dot, Blue dot) vertical stripe	
Dot pitch	0.098 (H) × 0.294 (V) mm	
Pixel pitch	0.294 (H) × 0.294 (V) mm	
Module size	404.2 (W) × 330.0 (H) × 22.0 (D) mm (typ.)	
Weight	2,600 g (typ.)	☆
Contrast ratio	800:1 (typ.)	☆
Viewing angle	<ul> <li>At the contrast ratio ≥ 10:1</li> <li>Horizontal: Right side 88° (typ.), Left side 88° (typ.)</li> <li>Vertical: Up side 88° (typ.), Down side 88° (typ.)</li> </ul>	
Designed viewing direction	Viewing angle with optimum grayscale (γ≒ 2.5): normal axis (Perpendicular)	
Polarizer surface	Antiglare	
Polarizer pencil-hardness	2H (min.) [by JIS K5400]	
Color gamut	At LCD panel center 72 % (typ.) [against NTSC color space]	
Response time	$Ton + Toff (10\% \longleftrightarrow 90\%)$ 20 ms (typ.)	☆
Luminance	$At IBL=6.0mArms / lamp$ $290 \text{ cd/m}^2 \text{ (typ.)}$	☆
Signal system	LVDS 2 port (Receiver: THC63LVDF84B, THine Electronics Inc. or equivalent) [8bit digital signals for data of RGB colors, Dot clock (CLK), Data enable (DE)]	
Power supply voltage	LCD panel signal processing board: 5.0V	
Backlight	Edge light type: 6 cold cathode fluorescent lamps (without inverter)	
Power consumption	At IBL= 6.0mArms/lamp, Checkered flag pattern 25.9 W (typ., Power dissipation of the inverter is not included.)	☆

LCD module (Product)

 $100\Omega$ 

DC/DC

Converter

LCD panel signal processing board

Fuse

7/7

3. BLOCK DIAGRAM

Host

DB3-**TxSEL** 

VDD

**GND** 

FG Note1 Note2

**VBLH** 

**VBLC** Note1

Backlight

(Edge light type)

#### DA0+ $100\Omega$ DA0-DA1+ $100\Omega$ DA1-LVDS receiver DA2+ 100Ω H - driver DA2-CKA+ $100\Omega$ CKA-3,840 lines DA3+ $100\Omega$ LCD panel DA3-- driver 1,024 lines DB0+ $\geq 100\Omega$ DB0-H: $1,280 \times 3$ (R, G, B) DB1+ V: 1,024 $100\Omega$ DB1-LVDS receiver DB2+ $100\Omega$ DB2-Lamp CKB+ 100Ω Lamp CKB-DB3+Lamp

Power

supply

for drivers

Note1: Relations between GND (Signal ground), FG (Frame ground) and VBLC (Lamp low voltage terminal) in the LCD module are as follows.

GND - FG	Connected
GND - VBLC	Not connected
FG - VBLC	Not connected

Note2: GND and FG must be connected to customer equipment's ground, and it is recommended that GND, FG and customer inverter ground are connected together in customer equipment.

#### 4. DETAILED SPECIFICATIONS

#### 4.1 MECHANICAL SPECIFICATIONS

Parameter	Specification		Unit
Module size	$404.2 \pm 0.5 \text{ (W)} \times 330.0 \pm 0.5 \text{ (H)} \times 22.0 \pm 0.3 \text{ (D)}$ Note1		mm
Display area	376.32 (H) × 301.056 (V) Note2		mm
Weight	2,600 (typ.), 2,750 (max.)		g

Note1: Excluding lamp cable, cable clamp and projections.

Note2: See "7. OUTLINE DRAWINGS".

#### 4.2 ABSOLUTE MAXIMUM RATINGS

	Paramete	er	Symbol	Rating	Unit	Remarks
Power supply	LCD panel signal processing board		VDD	-0.3 to +6.0	V	
voltage	L	amp voltage	VBLH	2,000	Vrms	T. 250G
Input voltage	Di	isplay signals Note1	VD	0.24	V	Ta = 25°C
for signals	Fu	nction signal Note2	VF	-0.3 to +2.8	V	
Storage temperature				-20 to +60	°C	-
Operating temperature Front surfa		Front surface	TopF	0 to +55	°C	Note3
Operating to	Rear surface	TopR	0 to +60	°C	Note4	
			≤ 95	%	Ta ≤ 40°C	
	Relative humidity Note5			≤ 85	%	40 < Ta ≤ 50°C
				≤ 70	%	50 < Ta ≤ 55°C
Absolute humidity Note5			АН	≤ 73 Note6	g/m <sup>3</sup>	Ta > 55°C
Operating altitude			-	≤ 4,850	m	0°C≤ Ta ≤ 55°C
	Storage alti	-	≤ 13,600	m	-20°C≤ Ta ≤ 60°C	

Note1:Display signals are DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-

Note2: Function signal is TxSEL.

Note3: Measured at center of LCD panel surface (including self-heat)

Note4: Measured at center of LCD module's rear shield surface (including self-heat)

Note5: No condensation

Note6: Water amount at Ta = 55°C and RH = 70%

Ψ,

#### 4.3 ELECTRICAL CHARACTERISTICS

### 4.3.1 LCD panel signal processing board

 $(Ta = 25^{\circ}C)$ 

Parameter		Symbol	min.	typ.	max.	Unit	Remarks	
Power supply voltage	Power supply voltage			5.0	5.5	V	-	
Power supply current	Power supply current			500 Note1	800 Note2	mA	at VDD = 5.0V	
Permissible ripple voltage		VRP	1	-	100	mVp-p	for VDD	
Differential input threshold	High	VTH	1	-	+100	mV	at VCM = 1.2V	
voltage	Low	VTL	-100	-	-	mV	Note3	
Terminating resistance		RT	-	100	-	Ω	-	
Input voltage for TxSEL Hi		VFH	Ke	ep this pin op	en.	-		
signal	Low	VFL	-	-	0.5	V	TxSEL Note4	
Input current for TxSEL signa	1	IFL	-80	-	-35	μА		

Note1: Checkered flag pattern [by EIAJ ED-2522]

Note2: Pattern for maximum current

Note3: Common mode voltage for LVDS receiver

Note4: TxSEL is pulled-up in the product. (Pull-up resistance:  $50k\Omega$ )



#### 4.3.2 Backlight lamp


(Ta=25°C, Note1)

Parameter	Symbol	min.	typ.	max.	Unit	Remarks
Lamp current	IBL	3.5	6.0	7.0	mArms	at IBL=6.0mArms: 290 cd/m <sup>2</sup> Note3
Lamp voltage	VBLH	-	650	-	Vrms	Note2, Note3
Lamp starting voltage	VS	1,350	-	-	Vrms	Ta = 25°C Note2, Note3, Note6
Lamp starting voltage		1,550	-	-	Vrms	Ta = 0°C Note2, Note3, Note6
Lamp oscillation frequency	FO	40	48	55	kHz	Note4

Note1: This product consists of 6 backlight lamps, and these specifications are for each lamp.

Note2: The lamp voltage cycle between lamps should be kept on a same phase. "VS" and "VBLH" are the voltage value between low voltage side (Cold) and high voltage side (Hot).

Note3: The asymmetric ratio of working waveform for lamps (Power supply voltage peak ratio, power supply current peak ratio and waveform space ratio) should be less than 5 % (See the following figure.). If the waveform is asymmetric, DC (Direct current) element apply into the lamp. In this case, a lamp lifetime may be shortened, because a distribution of a lamp enclosure substance inclines toward one side between low voltage terminal (Cold terminal) and high voltage terminal (Hot terminal). When designing the inverter, evaluate asymmetric of lamp working waveform sufficiently.



Pa: Supply voltage/current peak for positive, Pb: Supply voltage/current peak for negative Sa: Waveform space for positive part, Sb: Waveform space for negative part

Note4: In case "FO" is not the recommended value, beat noise may display on the screen, because of interference between "FO" and "1/th". Recommended value of "FO" is as following.

FO = 
$$\frac{1}{4} \times \frac{1}{th} \times (2n-1)$$

th: Horizontal cycle (See "4.9.1 Timing characteristics".)

n: Natural number (1, 2, 3 ......)


Note5: Method of lamp cable installation may invite fluctuation of lamp current and voltage or asymmetric of lamp working waveform. When designing method of lamp cable installation, evaluate the fluctuation of lamp current, voltage and working waveform sufficiently.

৵

Note6: In case of Inverter with Ballast capacitor, "VS" is the voltage level between Ballast capacitorer and Connector (Refer to the below "Example of measurement"). "VS" should be designed to be more than minimum "VS". Otherwise the lamp may not be turned on because the lamp starting voltage is less than minimum "VS".

Example of measurement

Probe capacitance: 3pF (Tektronix, Inc.: P6015A)



#### 4.3.3 Power supply voltage ripple

This product works, even if the ripple voltage levels are beyond the permissible values as following the table, but there might be noise on the display image.

Power supply voltage		Ripple voltage Note1 (Measure at input terminal of power supply)	Unit
VCC	5.0V	≤ 100	mVp-p

Note1: The permissible ripple voltage includes spike noise.


#### 4.3.4 Fuse

Parameter	F	use	Rating	Fusing current	Remarks	
Tarameter	Туре	Supplier	Rating	rusing current	Kemarks	
VCC	FCC16252AD	KAMAYA ELECTRIC	2.5 A	6.25 A	Note1	
VCC	FCC10232AD	CO., LTD.	32 V	5min. max.	Note1	



Note1: The power supply capacity should be more than the fusing current. If it is less than the fusing current, the fuse may not blow in a short time, and then nasty smell, smoke and so on may occur.

#### 4.4 POWER SUPPLY VOLTAGE SEQUENCE



- \*1 In terms of voltage variation (voltage drop) while VDD rising edge is below 4.5V, a protection circuit may work, and then this product may not work.
- \*2 These signals should be measured at the terminal of  $100 \Omega$  resistances.

Note1: Display signals (DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-) and TxSEL signal must be "0" voltage, exclude the VALID period (See above sequence diagram). If these signals are higher than 0.3V, the internal circuit is damaged. If some of display and function signals of this product are cut while this product is working, even if the signal input to it once again, it might not work normally. VDD should be cut when the display and function signals are stopped.

Note2: VDD should be 4.5V or more while VDD ON period.

Note3: The backlight should be turned on within the valid period of display and function signals, in order to avoid unstable data display.

Note4: As for the LDVS, it is a pull-up in 2.5V in an internal power supply because of malfunction prevention. Check a sequence also in the state where a module is not connected.

#### 4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS

#### 4.5.1 LCD panel signal processing board

CN1 socket (LCD module side): FI-X30SSL-HF (Japan Aviation Electronics Industry Limited (JAE))

Adaptable plug: FI-X30C series/ FI-X30H series/ FI-X30M series (Japan Aviation Electronics Industry Limited (JAE))

Pin No.	Symbol	Signal	Remarks		
1	DA0-	Odd pixel data 0	Note1		
2	DA0+	Odd pixel data o	Note1		
3	DA1-	Odd pixel data 1	Note1		
4	DA1+	Odd pixel data 1	TVOICT		
5	DA2-	Odd pixel data 2	Note1		
6	DA2+	Odd pixer data 2	TVOICT		
7	GND	Ground	Note2		
8	CKA-	Odd pixel clock	Note1		
9	CKA+	oud pixel clock	TVOICT		
10	DA3-	Odd pixel data 3	Note1		
11	DA3+	Odd pixel data 5	TVOICT		
12	DB0-	Even pixel data 0	Note1		
13	DB0+	Even pixel data v	110101		
14	GND	Ground	Note2		
15	DB1-	Even pixel data 1	Note1		
16	DB1+	Even pixer data 1	TVOICT		
17	GND	Ground	Note2		
18	DB2-	Even pixel data 2	Note1		
19	DB2+	Even pixel data 2	TVOICT		
20	CKB-	Even pixel clock	Note1		
21	CKB+	Dron pixel clock	110101		
22	DB3-	Even pixel data 3	Note1		
23	DB3+	Dron pixer data 5	110101		
24	GND	Ground	Note2		
25	TxSEL	Selection of LVDS data input map	Open: Mode A Low: Mode B Note3, Note4		
26	RSVD	-	Keep this pin Open.		
27	N.C.	-	Keep this pin Open.		
28					
29	VDD	Power supply	Note2		
30					

Note1: Twist pair wires with  $100\Omega$  (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.

Note2: All GND and VDD terminals should be used without any non-connected lines.

Note3: TxSEL is pulled-up in the product. (Pull-up resistance:  $50k\Omega$ )

Note4: See "4.6 SELECTION OF LVDS DATA INPUT MAP".

#### 4.5.2 Backlight lamp

Attention: VBLH and VBLC must be connected correctly. Wrong connections will cause electric shock and also break down of the product.

CN201 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)
Adaptable socket: SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

•	reserve see	99411411	21:1022 21:02 1 12 (0:0:11	119. 551, 2001)
	Pin No.	Symbol	Signal	Remarks
	1	VBLH	High voltage (Hot)	Cable color: (Pink)
	2	VBLC	Low voltage (Cold)	Cable color: (White)

 $CN202\ plug\ (LCD\ module\ side):\ BHSR-02VS-1\ (J.S.T\ Mfg.\ Co.,\ Ltd.)$ 

Adaptable socket: SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

Pin No.	Symbol	Signal	Remarks
1	VBLH	High voltage (Hot)	Cable color: (White)
2	VBLC	Low voltage (Cold)	Cable color: (White)

CN203 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)
Adaptable socket: SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

 		`	£ , ,			
Pin No.	Symbol	Signal	Remarks			
1	VBLH	High voltage (Hot)	Cable color: (Red)			
2	VRI C	Low voltage (Cold)	Cable color: (White)			

CN204 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)
Adaptable socket: SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

Pin No.	Symbol	Signal	Remarks				
1	VBLH	High voltage (Hot)	Cable color: (Pink)				
2	VBLC	Low voltage (Cold)	Cable color: (White)				


CN205 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)
Adaptable socket: SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

L	Pin No.	Symbol	Signal	Remarks
I	1	VBLH	High voltage (Hot)	Cable color: (White)
I	2	VBLC	Low voltage (Cold)	Cable color: (White)

CN206 plug (LCD module side): BHSR-02VS-1 (J.S.T Mfg. Co., Ltd.)
Adaptable socket: SM02B-BHSS-1-TB (J.S.T Mfg. Co., Ltd.)

		(2.1.2.)	8,,			
Pin No.	Symbol	Signal	Remarks			
1	VBLH	High voltage (Hot)	Cable color: (Red)			
2	VBLC	Low voltage (Cold)	Cable color: (White)			

### 4.5.3 Positions of plug and socket



### 4.6 SELECTION OF LVDS DATA INPUT MAP

### 4.6.1 Mode A

			_			Fransmit				
Inpu	ıt data	Note1				383, C3	35 or equivalent			CN1
		RA0	$\rightarrow$	51 TX	IN0			Note2	Pin	Symbol
		RA1	$\rightarrow$	52 TX	IN1		TA1-	$\rightarrow$		DA0-
		RA2	$\rightarrow$	54 TX	IN2		TA1+	$\rightarrow$	2	DA0+
		RA3	$\rightarrow$	55 TX	IN3					
		RA4	$\rightarrow$	56 TX	IN4		TB1-	$\rightarrow$	3	DA1-
-=		RA5	$\rightarrow$	3 TX	IN6		TB1+	$\rightarrow$	4	DA1+
na		GA0	$\rightarrow$	4 TX	IN7					
13.		GA1	$\rightarrow$	6 TX	IN8		TC1-	$\rightarrow$	5	DA2-
<u> </u>		GA2	$\rightarrow$	7 TX	IN9		TC1+	$\rightarrow$	6	DA2+
l Ħ		GA3	$\rightarrow$	11 TX	IN12				7	GND
00		GA4	$\rightarrow$	12 TX	IN13		TCLK1-	$\rightarrow$	8	CKA-
) T		GA5	$\rightarrow$	14 TX	IN14		TCLK1+	$\rightarrow$	9	CKA+
) H		BA0	$\rightarrow$	15 TX	IN15					
8		BA1	$\rightarrow$	19 TX	IN18		TD1-	$\rightarrow$	10	DA3-
lat		BA2	$\rightarrow$	20 TX	IN19	1st	TD1+	$\rightarrow$	11	DA3+
يا د		BA3	$\rightarrow$	22 TX	IN20					
ïxe		BA4	$\rightarrow$	23 TX						
Odd pixel data and control signal		BA5	$\rightarrow$	24 TX						
pp	Note3	RSVD	$\rightarrow$		IN24					
0		RSVD	$\rightarrow$	28 TX						
		DE	$\rightarrow$	30 TX	IN26					
		RA6	$\rightarrow$	50 TX						
		RA7	$\rightarrow$	2 TX	IN5					
		GA6	$\rightarrow$	8 TX						
		GA7	$\rightarrow$	10 TX						
		BA6	$\rightarrow$	16 TX						
		BA7	$\rightarrow$	18 TX						
	Note3	RSVD	$\rightarrow$	25 TX						
	11000	CLK	$\rightarrow$	31 CL						
-		RB0	$\rightarrow$	51 TX						
		RB1	$\rightarrow$	52 TX			TA2-	$\rightarrow$	12	DB0-
		RB2	$\rightarrow$	54 TX			TA2+	$\rightarrow$		DB0+
		RB3	$\rightarrow$	55 TX						GND
		RB4	$\rightarrow$	56 TX			TB2-	$\rightarrow$		DB1-
		RB5	$\rightarrow$	3 TX	IN6		TB2+	$\rightarrow$	16	DB1+
		GB0	$\rightarrow$	4 TX					17	
		GB1	$\rightarrow$	6 TX			TC2-	$\rightarrow$		DB2-
		GB2	$\rightarrow$		IN9		TC2+	$\rightarrow$		DB2+
		GB3	$\overset{'}{ ightarrow}$	11 TX						
		GB4	$\rightarrow$		IN13		TCLK2-	$\rightarrow$	20	CKB-
ata		GB5	$\rightarrow$	14 TX			TCLK2+	$\rightarrow$		CKB+
ď		BB0	$\rightarrow$	15 TX						
ζеJ		BB1	$\overset{'}{ ightarrow}$	19 TX			TD2-	$\rightarrow$	22	DB3-
pi		BB2	$\stackrel{'}{\rightarrow}$	20 TX		2nd	TD2+	$\stackrel{'}{ ightarrow}$		DB3+
ű		BB3	$\overset{'}{ ightarrow}$	22 TX						GND
Even pixel data		BB4	$\rightarrow$	23 TX						TxSEL
		BB5	$\rightarrow$	24 TX						RSVD
	Note3	RSVD	$\rightarrow$	27 TX						N.C.
		RSVD	$\stackrel{'}{ ightarrow}$	28 TX						VDD
		RSVD	$\stackrel{'}{ ightarrow}$	30 TX						VDD
	1,000	RB6	$\rightarrow$	50 TX						VDD
		RB7	$\stackrel{'}{ ightarrow}$	2 TX					50	
		GB6	$\rightarrow$	8 TX						
		GB0 GB7	$\rightarrow$	10 TX						
		BB6	1	16 TX						
		BB7	$\rightarrow$ $\rightarrow$	18 TX						
	Noto?	RSVD	•	25 TX						
	notes	CLK	$\rightarrow$	31 CL						
		CLN	$\rightarrow$	31 CL	17111					

### 4.6.2 Mode B

RA2						Transı	mitter				
RA3	Input	data	Note1		Pin	THC63LVDF83A/R or equivalent	Pin	THC63LVD823 or equivalent	1		CN1
RA4			RA2	$\rightarrow$	51	TA0	53	R12	Note2	Pin	Symbol
RA4			RA3	$\rightarrow$	52	TA1	54	R13 TA1-	$\rightarrow$	1	DA0-
RA5				$\rightarrow$					$\rightarrow$		
RA6				$\rightarrow$							
RA7				$\rightarrow$					$\rightarrow$	3	DA1-
Section   Sec	lal			$\rightarrow$					$\rightarrow$		
Note3 RSVD → 30 TC6	g			$\rightarrow$							
Note3 RSVD → 30 TC6	S.			$\rightarrow$					$\rightarrow$	5	DA2-
Note3 RSVD → 30 TC6	[O]		GA4	$\rightarrow$	7	TB1	65	G14 TC1-	$\rightarrow$	6	DA2+
Note3 RSVD → 30 TC6	l ti			$\rightarrow$	11	TB2					
Note3 RSVD → 30 TC6	3		GA6	$\rightarrow$					$\rightarrow$	8	
Note3 RSVD	pu		GA7	$\rightarrow$	14	TB4	68	G17 TCLK1-	$\rightarrow$		
Note3 RSVD → 30 TC6	ਲ		BA2	$\rightarrow$	15	TB5	73	B12			
Note3 RSVD → 30 TC6	ats		BA3	$\rightarrow$	19	TB6	74	B13 TD1	$\rightarrow$	10	DA3-
Note3 RSVD → 30 TC6	ф		BA4	$\rightarrow$					$\rightarrow$		
Note3 RSVD	xe]		BA5	$\rightarrow$	22	TC1	76	B15			
Note3 RSVD → 30 TC6	pi		BA6	$\rightarrow$			77	B16			
Note3 RSVD	<del>1</del> 4		BA7	$\rightarrow$	24	TC3	78	B17			
Note3   RSVD   DE   30   TC6   9   DE				$\rightarrow$			7	RSVD	I		
RA0	]	Note3	RSVD	$\rightarrow$	28	TC5	8	RSVD			
RA1				$\rightarrow$			9	DE	I		
GA0			RA0	$\rightarrow$	50	TD0	51	R10			
GA1			RA1	$\rightarrow$	2	TD1	52	R11			
BA0			GA0	$\rightarrow$	8	TD2	61	G10			
Note3 RSVD   September   Sep			GA1	$\rightarrow$	10	TD3	62	G11			
Note3   RSVD   →   25   TD6   -			BA0	$\rightarrow$	16	TD4	69	B10			
CLK			BA1	$\rightarrow$	18	TD5	70	B11			
RB2	]	Note3	RSVD	$\rightarrow$	25	TD6	-				
RB3			CLK	$\rightarrow$	31	CLKIN	10	CLK			
RB3			RB2	$\rightarrow$	51	TAO	81	R22			
RB4									$\rightarrow$	12	DB0-
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				$\rightarrow$							
RB6				$\rightarrow$							
RB7									$\rightarrow$		
GB2				$\rightarrow$							
GB3			GB2	$\rightarrow$							
BBC   →   TTB1   PBC   →   TTB1   PBC   →   TTB1   PBC   →   TTB1   PBC   →   TTCLK2+   →   TTCLK				$\rightarrow$					$\rightarrow$		
BB			GB4	$\rightarrow$					$\rightarrow$	19	DB2+
gg       GB6       →       12 TB3       95 G26       TCLK2-       →       20 CKB-         gg       GB7       →       14 TB4       96 G27       TCLK2+       →       21 CKB+         gg       BB2       →       15 TB5       99 B22       →       22 DB3-         gg       BB3       →       19 TB6       100 B23       TD2-       →       22 DB3-         gg       BB5       →       22 TC1       2 B25       →       23 DB3+         gg       BB6       →       23 TC2       5 B26       →       24 GND         gg       BB7       →       24 TC3       6 B27       →       26 RSVD         Note3 RSVD       →       28 TC5       -       →       28 VDD         Note3 RSVD       →       30 TC6       -       -       29 VDD         RB0       →       50 TD0       79 R20       30 VDD				$\rightarrow$	11	TB2					
SE   GB7   → 14 TB4   96 G27   TCLK2+   → 21 CKB+	g			$\rightarrow$					$\rightarrow$	20	CKB-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Jat			$\rightarrow$							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	<u></u>		BB2	$\rightarrow$					I		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	iX.		BB3	$\rightarrow$	19	TB6			$\rightarrow$	22	DB3-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ıβ		BB4	$\rightarrow$	20	TC0 2nd			$\rightarrow$		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	/eɪ		BB5	$\rightarrow$	22	TC1	2	B25	I		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	戶		BB6	$\rightarrow$					I	25	TxSEL
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ī		BB7	$\rightarrow$			6	B27	I		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				$\rightarrow$	27	TC4			I	27	N.C.
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				$\rightarrow$					1	28	VDD
$RB1 \rightarrow 2 TD1$ $80 R21$		Note3	RSVD	$\rightarrow$					I		
	Ī		RB0	$\rightarrow$	50	TD0			I	30	VDD
$\overline{GRO} \rightarrow \overline{STD}$	Ī		RB1	$\rightarrow$	2	TD1			I		
05 020	I		GB0	$\rightarrow$	8	TD2	89	G20	1		
$GB1 \rightarrow 10 \text{ TD3} \qquad 90 \text{ G21}$	Ī			$\rightarrow$					I		
$BB0 \rightarrow 16 \text{ TD4} \qquad 97 \text{ B20}$	Ī			$\rightarrow$					I		
$BB1 \rightarrow 18 \text{ TD5} \qquad 98 \text{ B21}$	Ī		BB1	$\rightarrow$			98	B21	I		
Note3 RSVD $\rightarrow$ 25 TD6 -	]	Note3		$\rightarrow$					1		
$CLK \rightarrow 31 CLKIN$ -	<u></u>		CLK	$\rightarrow$	31	CLKIN	-				

Note1: LSB (Least Significant Bit) – RA0, GA0, BA0, RB0, GB0, BB0 MSB (Most Significant Bit) – RA7, GA7, BA7, RB7, GB7, BB7

Note2: Twist pair wires with  $100\Omega$  (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.


Note3: Input signal RSVD is not used inside the product, but do not keep pin open to avoid noise problem.

#### 4.7 DISPLAY COLORS AND INPUT DATA SIGNALS

This product can display in equivalent to 16,777,216 colors in 256 gray scales. Also the relation between display colors and input data signals is as the following table.

Data signal (0: Low level, 1: High level)																										
Displ	ay colors	RA7	RA	6 R	.A5	RA4	RA3	RA2	RA1	RA0	GA7 C	GA6	GA5	GA4	GA3	GA2	GA	1 GA0	BA7	BA6	BA5	BA4	BA3	BA2	BA1	BA0
		RB7	RB	6 R	В5	RB4	RB3	RB2	RB1	RB0	GB7 C	B6	GB5	GB4	GB3	GB2	GB	1 GB0	BB7	BB6	BB5	BB4	BB3	BB2	BB1	BB0
	Black	0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
ors	Red	1		1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Basic Colors	Magenta	1		1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
asic	Green	0		0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
B	Cyan	0		0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Yellow	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
e)		0		0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
scale	dark	0	)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ray	]						•								:								•			
Red gray	<b>↓</b>	1		1	1	1	:	1	0	1	_	0	0	0	:	0	0	0	0	0	0		:	0	0	0
Ř	bright	1 1		1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	D 1	1		1	1	1 1	1	1		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	0	·	0	0	0	0	0	$\frac{1}{0}$	0	0	0	0	0	0	0	0	0	0	$\frac{0}{0}$	0	0	0	0	0	0
	Black	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
ale	dark			0	0	0	0	0		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
iy sc	uaik ↑		,	U	U	· ·		U	U	U	U	U	U	U		U	1	U	0	U	U			U	U	U
Green gray scale	j j																									
reer	bright	0	)	0	0	0	0	0	0	0	1	1	1	1		1	0	1	0	0	0	0	. 0	0	0	0
Ŋ	ongii	Ö		0	0	0	0	0		0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green	0	)	0	0	0	0	0		0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Black	0	)	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
ale	dark	0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue gray scale	<b>↑</b>						:								:							:	:			
e gr	$\downarrow$						:								:							;	:			
Blue	bright	0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
		0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue	0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

#### 4.8 DISPLAY POSITION



#### 4.9 INPUT SIGNAL TIMINGS

### 4.9.1 Timing characteristics


	Parameter	•	Symbol	min.	typ.	max.	Unit	Remarks	
	Freq	uency	1/tc	49	54	59	MHz	18.52 ns (typ.)	
CLK	D	uty	-				1	Note2	
	Rise time	-		-		ns	Note2		
	CLK-DATA	Setup time	-				ns		
DATA	CLK-DAIA	Hold time	-		-		ns	Note2	
	Rise time	e, Fall time	-				ns		
	Horizontal	Cycl	th	12.3	15.63	20.59	μs	64.0 kHz (typ.)	
		Сусі	ui	660	844	1,024	CLK	Note1, Note2	
		Display period	thd	640			CLK	110101, 110102	
	Vertical	Cycle	tv	13.1	16.6	17.5	ms	60.0 Hz (true)	
DE	(One frame)	Сусіе	ιν	1,030	1,066	1,422	Н	60.0 Hz (typ.) Note1	
	(One frame)	Display period	tvd		1,024		Н	140101	
	CLK-DE	Setup time	-		•	•	ns		
	CLK-DE	Hold time	-	-			ns	Note2	
	Rise time	e, Fall time	-				ns		

Note1: Definition of parameters is as follows.

tc = 1CLK, th = 1H

Note2: See the data sheet of LVDS transmitter.

### 4.9.2 Input signal timing chart



Note1: DATA (A) = RA0-RA7, GA0-GA7, BA0-BA7 DATA (B) = RB0-RB7, GB0-GB7, BB0-BB7

### 4.10 OPTICS

### 4.10.1 Optical characteristics

(Note1, Note2)

										_
Paramet	er	Condition	Symbol	min.	typ.	max.	Unit	Measuring instrument	Remarks	
Luminar	nce	White at center $\theta R = 0^{\circ}$ , $\theta L = 0^{\circ}$ , $\theta U = 0^{\circ}$ , $\theta D = 0^{\circ}$	L	230	290	-	cd/m <sup>2</sup>	BM5A or SR-3	-	☆
Contrast r	atio	White/Black at center $\theta R = 0^{\circ}$ , $\theta L = 0^{\circ}$ , $\theta U = 0^{\circ}$ , $\theta D = 0^{\circ}$	CR	600	800	-	-	BM5A or SR-3	Note3	☆
Luminance uniformity  White  Red  Chromaticity		White $\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ \theta U = 0^{\circ}, \ \theta D = 0^{\circ}$	LU	-	1.1	1.25	-	BM-5A	Note4	
		x coordinate	Wx	0.270	0.300	0.330	-			
		y coordinate	Wy	0.285	0.315	0.345	-			
		x coordinate	Rx	0.62	0.65	0.68	-			
		y coordinate	Ry	0.30	0.33	0.36	-			
Cilibiliaticity	Green	x coordinate	Gx	0.26	0.29	0.32	-	SR-3	Note5	
	Green	y coordinate	Gy	0.59	0.62	0.65	-			
	Blue	x coordinate	Bx	0.11	0.14	0.17	-			
	Blue	y coordinate	By	0.05	0.08	0.11	-			
Color gar	nut	$\theta R = 0^{\circ}, \ \theta L = 0^{\circ}, \ \theta U = 0^{\circ}, \ \theta D = 0^{\circ}$ at center, against NTSC color space	С	65	72	-	%			
		Black to white	Ton	-	10	20	ms		37	
Response	time	White to black	Toff	1	10	20	ms	BM-5A	Note6 Note7	☆
		Ton + Toff		1	20	40	ms			
	Right	$\theta U = 0^{\circ},  \theta D = 0^{\circ},  CR \ge 10$	θR	70	88	-	0			
Viewing angle	Left	$\theta U = 0^{\circ},  \theta D = 0^{\circ},  CR \ge 10$	θL	70	88	-	0	BM-5A, EZ	Note8	
viewing angle	Up	$\theta R = 0^{\circ},  \theta L = 0^{\circ},  CR \ge 10$	θU	70	88	-	0	Contrast	Notes	
	Down	$\theta R = 0^{\circ},  \theta L = 0^{\circ},  CR \ge 10$	θD	70	88	-	0			
Viewing angle	Horizontal	at center, $170^{\circ}$ over $\theta U = 0^{\circ}$ , $\theta D = 0^{\circ}$	-	-	-	0.3	_	BM-5A, EZ	Note8	☆
γ characteristic	Vertical	at center, $170^{\circ}$ over $\theta R = 0^{\circ}$ , $\theta L = 0^{\circ}$	-	-	-	0.3	_	Contrast	Note9	


Note1: These are initial characteristics.

Note2: Measurement conditions are as follows.

Ta = 25°C, VDD = 5.0V, IBL = 6.0mArms/lamp, Display mode: SXGA,

Horizontal cycle = 1/64.0kHz, Vertical cycle = 1/60.0Hz

Optical characteristics are measured after 20minutes from working the product, in the dark room. Also measurement methods are as follows.



Note3: See "4.10.2 Definition of contrast ratio".

Note4: See "4.10.3 Definition of luminance uniformity".

Note5: These coordinates are found on CIE 1931 chromaticity diagram.

Note6: Product surface temperature:  $TopF = 35^{\circ}C$ 

Note7: See "4.10.4 Definition of response times".

Note8: See "4.10.5 Definition of viewing angles".

Note9: The method of calculating  $\gamma$  depends on the VESA definition. (SLOPE function is used.)


#### 4.10.2 Definition of contrast ratio

The contrast ratio is calculated by using the following formula.

#### 4.10.3 Definition of luminance uniformity


The luminance uniformity is calculated by using following formula.

The luminance is measured at near the 5 points shown below.




#### 4.10.4 Definition of response times

Response time is measured, the luminance changes from "black" to "white", or "white" to "black" on the same screen point, by photo-detector. Ton is the time it takes the luminance change from 10% up to 90%. Also Toff is the time it takes the luminance change from 90% down to 10% (See the following diagram.).



#### 4.10.5 Definition of viewing angles



#### 5. ESTIMATED LUMINANCE LIFETIME

☆

The luminance lifetime is the time from initial luminance to half-luminance.

### This lifetime is the estimated value, and is not guarantee value.

	Condition	Luminance lifetime (MTTF) Note1, Note2	Unit
Module	25°C (Ambient temperature of the product) Continuous operation, IBL=6.0mArms	22,000	h
Wiodule	50°C (Surface temperature at screen center) Continuous operation, IBL=6.0mArms	19,000	h
Cold cathode fluorescent lamp	25°C (Ambient temperature of the lamp) Continuous operation, IBL=6.0mArms	50,000 min,	h

Note1: MTTF is mean time to half-luminance.


Note2: In case the product works under low temperature environment, the lifetime becomes short.

### 6. RELIABILITY TESTS

Test i	item	Condition	Judgment Note1		
High temperatur (Opera		① $60 \pm 2$ °C, RH = $60\%$ , 240hours ② Display data is white.			
Heat o		<ul> <li>① 0 ± 3°C1hour</li> <li>55 ± 3°C1hour</li> <li>② 50cycles, 4hours/cycle</li> <li>③ Display data is white.</li> </ul>	No display malfunctions		
Therma (Non op		<ul> <li>-20 ± 3°C30minutes         60 ± 3°C30minutes</li> <li>100cycles, 1hour/cycle</li> <li>Temperature transition time is within         5 minutes.</li> </ul>			
Vibra (Non ope		<ul> <li>5 to 100Hz, 11.76m/s²</li> <li>1 minute/cycle</li> <li>X, Y, Z directions</li> <li>10 times each directions</li> </ul>	No display malfunctions No physical damages		
Mechanic (Non ope		<ul> <li>① 294m/ s², 11ms</li> <li>② X, Y, Z directions</li> <li>③ 3 times each directions</li> </ul>	140 physical damages		
ES (Opera		<ol> <li>150pF, 150Ω, ±10kV</li> <li>9 places on a panel surface Note2</li> <li>10 times each places at 1 sec interval</li> </ol>			
Du (Opera		<ul> <li>① Sample dust: No.15 (by JIS-Z8901)</li> <li>② 15 seconds stir</li> <li>③ 8 times repeat at 1 hour interval</li> </ul>	No display malfunctions		
Low process	Operation	① 53.3 kPa ② 0°C±3°C24 hours ③ 55°C±3°C24 hours	1.0		
Low pressure	Non-operation	① 15 kPa ② -20°C±3°C24 hours ③ 60°C±3°C24 hours			

Note1: Display functions are checked under the same conditions as product inspection.

Note2: See the following figure for discharge points



#### 7. PRECAUTIONS

#### 7.1 MEANING OF CAUTION SIGNS

The following caution signs have very important meaning. Be sure to read "7.2 CAUTIONS" and "7.3 ATTENTIONS", after understanding these contents!



This sign has the meaning that customer will be injured by personal or the product will sustain a damage, if customer has wrong operations.



This sign has the meaning that customer will get an electrical shock, if customer has wrong operations.



This sign has the meaning that customer will be injured by personal, if customer has wrong operations.

#### 7.2 CAUTIONS



\* Do not touch the working backlight. There is a danger of an electric shock.



- \* Do not touch the working backlight. There is a danger of burn injury.
- \* Do not shock and press the LCD panel and the backlight! There is a danger of breaking, because they are made of glass. (Shock: To be not greater 294m/s<sup>2</sup> and to be not greater 11ms, Pressure: To be not greater 19.6N (\$\phi\$16mm jig))


### 7.3 ATTENTIONS



#### 7.3.1 Handling of the product

- ① Take hold of both ends without touching the circuit board when the product (LCD module) is picked up from inner packing box to avoid broken down or misadjustment, because of stress to mounting parts on the circuit board.
- 2) Do not hook nor pull cables such as lamp cable, and so on, in order to avoid any damage.
- 3 When the product is put on the table temporarily, display surface must be placed downward.
- 4 When handling the product, take the measures of electrostatic discharge with such as earth band, ionic shower and so on, because the product may be damaged by electrostatic.
- ⑤ The torque for product mounting screws must never exceed 0.67N·m. Higher torque might result in distortion of the bezel. And the length of product mounting screws from surface of plate(product side) must be 4.0mm to 7.0mm.

The product must be installed using mounting holes without undue stress such as bends or twist (See outline drawings). And do not add undue stress to any portion (such as bezel flat area). Bends or twist described above and undue stress to any portion may cause display mura. Recommended installing method: Ideal plane "A" is defined by one mounting hole (datum point) and other mounting holes. The ideal plane "A" should be the same plane within ±0.3 mm.



- ② Do not press or rub on the sensitive product surface. When cleaning the product surface, use of the cloth with ethanolic liquid such as screen cleaner for LCD is recommended.
- On not push nor pull the interface connectors while the product is working.
- Do not locate the lamp cable on the signal processing board. A noise may occur on the display image.
- Properly connect the plug (backlight side) to adaptable socket (inverter side) without incomplete connection. After connecting, be careful not to hook the lamp cables because incomplete connection may occur by hooking the lamp cables. This incomplete connection may cause abnormal operation of high voltage circuit.
- ① If the lamp cable is attached on the metal part of the product directly, high frequency leak current to the metal part may occur, then the brightness may decrease or the lamp may not be turned on.
- <sup>®</sup> When handling the product, use of an original protection sheet on the product surface (polarizer) is recommended for protection of product surface. Adhesive type protection sheet may change color or characteristics of the polarizer.
- Usually liquid crystals don't leak through the breakage of glasses because of the surface tension of thin layer and the construction of LCD panel. But, if you contact with liquid crystal for the worst, please wash it out with soap

#### 7.3.2 Environment

- ① Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive gases. Keep the product in packing box with antistatic pouch in room temperature to avoid dusts and sunlight, when storing the product.
- ② In order to prevent dew condensation occurring by temperature difference, the product packing box should be opened after enough time being left under the environment of an unpacking room. Evaluate the leaving time sufficiently because a situation of dew condensation occurring is changed by the environmental temperature and humidity. (Recommended leaving time: 6 hours or more with packing state)
- 3 Do not operate in high magnetic field. Circuit boards may be broken down by it.
- 4 This product is not designed as radiation hardened.

#### 7.3.3 Characteristics

#### The following items are neither defects nor failures.

- ① Response time, luminance and color may be changed by ambient temperature.
- ② Display mura, flicker, vertical seam or small spot may be observed depending on display patterns.
- ③ Optical characteristics (e.g. luminance, display uniformity, etc.) gradually is going to change depending on operating time, and especially low temperature, because the LCD has cold cathode fluorescent lamps.
- ④ Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen saver, if the fixed pattern is displayed on the screen.
- ⑤ The display color may be changed depending on viewing angle because of the use of condenser sheet in the backlight.
- 6 Optical characteristics may be changed depending on input signal timings.
- The interference noise between input signal frequency for this product's signal processing board and luminance control frequency of the inverter may appear on a display. Set up luminance control frequency of the inverter so that the interference noise does not appear.
- After the product is stored under condition of low temperature or dark place for a long time, the cold cathode fluorescent lamp may not be turned on under the same condition because of the general characteristic of cold cathode fluorescent lamp. In addition, when Luminance control ratio is low in pulse width modulation method inverter, the lamp may not be turned on. In this case, power should be supplied again.


#### 7.3.4 Other

- ① All GND and VDD terminals should be used without any non-connected lines.
- ② Do not disassemble a product or adjust variable resistors.
- 3 Pack the product with original shipping package, in order to avoid any damages during transportation, when returning the product to NEC for repair and so on.
- 4 The LCD module by itself or integrated into end product should be packed and transported with display in the vertical position. Otherwise the display characteristics may be degraded.
- (5) The information of China RoHS directive six hazardous substances or elements in this product is as follows.
- The information of China RoHS directive six hazardous substances or elements in this product is as follows.

٠.											
China RoHS directive six hazardous substances or elements											
	Lead (Pb)	Mercury (Hg)	Cadmium (Cd)	Hexavalent Chromium (Cr VI)	Polybrominated Biphenys (PBB)	Polybrominated Biphenyl Ethers (PBDE)					
	×	×	0	0	0	0					

- Note1: (): This indicates that the poisonous or harmful material in all the homogeneous materials for this part is equal or below the limitation level of SJ/T11363-2006 standard regulation.
  - X: This indicates that the poisonous or harmful material in all the homogeneous materials for this part is above the limitation level of SJ/T11363-2006 standard regulation.

# **8. OUTLINE DRAWINGS** 8.1 FRONT VIEW




surface of plate (product side) must be 4.0mm to 7.0mm. Note2: Excluding lamp cable, cable clamp and projections.

Note3: The values in parentheses are for reference.

Unit: mm

### 8.2 REAR VIEW



Note1: The values in parentheses are for reference.

Note2: The cable of up side and down side is the same length.

Unit: mm