

TFT MONOCHROME LCD MODULE

NL256204AM15-04A

51cm (20.1 Type) QSXGA LVDS Interface (4 ports)

DATA SHEET
DOD-PP-1126 (1st edition)

This DATA SHEET is updated document from PRELIMINARY DATA SHEET DOD-PP-1063 (1).

All information is subject to change without notice. Please confirm the sales representative before starting to design your system.



INTRODUCTION

The Copyright to this document belongs to NEC LCD Technologies, Ltd. (hereinafter called "NEC"). No part of this document will be used, reproduced or copied without prior written consent of NEC.

NEC does and will not assume any liability for infringement of patents, copyrights or other intellectual property rights of any third party arising out of or in connection with application of the products described herein except for that directly attributable to mechanisms and workmanship thereof. No license, express or implied, is granted under any patent, copyright or other intellectual property right of NEC.

Some electronic parts/components would fail or malfunction at a certain rate. In spite of every effort to enhance reliability of products by NEC, the possibility of failures and malfunction might not be avoided entirely. To prevent the risks of damage to death, human bodily injury or other property arising out thereof or in connection therewith, each customer is required to take sufficient measures in its safety designs and plans including, but not limited to, redundant system, fire-containment and anti-failure.

The products are classified into three quality grades: "Standard", "Special", and "Specific" of the highest grade of a quality assurance program at the choice of a customer. Each quality grade is designed for applications described below. Any customer who intends to use a product for application other than that of Standard quality grade is required to contact an NEC sales representative in advance.

The **Standard** quality grade applies to the products developed, designed and manufactured in accordance with the NEC standard quality assurance program, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses are, directly or indirectly, free of any damage to death, human bodily injury or other property, like general electronic devices.

Examples: Computers, office automation equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment, industrial robots, etc.

The **Special** quality grade applies to the products developed, designed and manufactured in accordance with an NEC quality assurance program stricter than the standard one, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses might directly cause any damage to death, human bodily injury or other property, or such application under more severe condition than that defined in the Standard quality grade without such direct damage.

Examples: Control systems for transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, medical equipment not specifically designed for life support, safety equipment, etc.

The **Specific** quality grade applies to the products developed, designed and manufactured in accordance with the standards or quality assurance program designated by a customer who requires an extremely higher level of reliability and quality for such products.

Examples: Military systems, aircraft control equipment, aerospace equipment, nuclear reactor control systems, medical equipment/devices/systems for life support, etc.

The quality grade of this product is the "Standard" unless otherwise specified in this document.



NL256204AM15-04A

CONTENTS

INTRODUCTION	2
1. OUTLINE	_
1.1 STRUCTURE AND PRINCIPLE	
1.1 STRUCTURE AND PRINCIPLE	
1.2 APPLICATION 1.3 FEATURES	
2. GENERAL SPECIFICATIONS	
3. BLOCK DIAGRAM	
4. DETAILED SPECIFICATIONS	
4.1 MECHANICAL SPECIFICATIONS	
4.2 ABSOLUTE MAXIMUM RATINGS	
4.3 ELECTRICAL CHARACTERISTICS	
4.3.1 LCD panel signal processing board	9
4.3.2 Inverter	
4.3.3 Inverter current wave	
4.3.4 Power supply voltage ripple.	
4.3.5 Fuse	
4.4 POWER SUPPLY VOLTAGE SEQUENCE	
4.4.1 LCD panel signal processing board	
4.4.2 Inverter	
4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS	
4.5.1 LCD panel signal processing board	
4.5.2 Inverter	15
4.5.3 Positions of socket	
4.6 LUMINANCE CONTROL	17
4.6.1 Luminance control methods.	17
4.6.2 Detail of BRTP timing	
4.7 METHOD OF CONNECTION FOR LVDS TRANSMITTER	
4.8 DISPLAY GRAY SCALE AND INPUT DATA SIGNALS	21
4.9 INPUT SIGNAL TIMINGS	22
4.9.1 Timing characteristics	22
4.9.2 Input signal timing chart	22
4.10 LVDS DATA TRANSMISSION MODE	
4.11 DISPLAY POSITIONS	
4.12 PIXEL ARRANGNMENT	
4.13 TEN-bit LOOK UP TABLE FOR GAMMA ADJUSTMENT	
4.14 LUT SERIAL COMMUNICATION TIMINGS	
4.15 OPTICS	
4.15.1 Optical characteristics	
4.15.2 Definition of contrast ratio	
4.15.3 Definition of luminance uniformity	
4.15.4 Definition of response times	
1 15 5 Definition of viewing angles	32



NL256204AM15-04A

CONTENTS

5. ESTIMATED LUMINANCE LIFETIME	33
6. RELIABILITY TESTS	34
7. PRECAUTIONS	35
7.1 MEANING OF CAUTION SIGNS	35
7.2 CAUTIONS	35
7.3 ATTENTIONS	
7.3.1 Handling of the product	35
7.3.2 Environment.	36
7.3.3 Characteristics	
7.3.4 Others	37
8. OUTLINE DRAWINGS	38



1. OUTLINE

1.1 STRUCTURE AND PRINCIPLE

Monochrome LCD module NL256204AM15-04A is composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array and a backlight.

The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a monochrome-filter glass substrate.

Grayscale data signals from a host system (e.g. signal generator, etc.) are modulated into best form for active matrix system by a signal processing board, and sent to the driver LSIs which drive the individual TFT arrays.

The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Monochrome images are created by regulating the amount of transmitted light through the TFT array.

1.2 APPLICATION

• Monochrome monitor system

1.3 FEATURES

- Ultra-wide viewing angle (Adoption of Ultra-Advanced Super Fine TFT (UA-SFT))
- High luminance
- High contrast
- Low reflection
- High resolution
- 256 gray scales per 1 sub-pixel
- LVDS interface
- Adjustable gamma characteristics by using built-in 10-bit LUT (look up table)
- Selectable LVDS data input map
- Selectable LVDS data transmission mode
- Small foot print
- Incorporated direct type backlight with an inverter
- Replaceable backlight unit and inverter
- Compliance with the European RoHS directive (2002/95/EC) (From product which was produced after April. 1, 2006)





☆

☆

☆

☆



NL256204AM15-04A

2. GENERAL SPECIFICATIONS


Display area	399.36 (H) × 319.488 (V) mm				
Diagonal size of display	51cm (20.1 inches)				
Drive system	a-Si TFT active matrix				
Display gray scale	256 gray scales per 1 sub-pixel (8-bit) (766 gray scales per 1 pixel)				
Pixel	2,560 (H) × 2,048 (V) pixels (1 pixel consists of 3 sub pixels (LCR))				
Pixel arrangement	LCR Vertical stripe				
Sub-pixel pitch	0.052 (H) × 0.156 (V) mm				
Pixel pitch	0.156 (H) × 0.156 (V) mm				
Module size	423.4 (W) × 343.5 (H) × 43.5 (D) mm (typ.)				
Weight	2,300 g (typ.)				
Contrast ratio	900:1 (typ.)				
Viewing angle	At the contrast ratio ≥10:1 • Horizontal: Right side 88° (typ.), Left side 88° (typ.) • Vertical: Up side 88° (typ.), Down side 88° (typ.)				
Designed viewing direction	Viewing angle with optimum grayscale (γ≒ DICOM): normal axis (perpendicular) Note:				
Polarizer surface	Antiglare				
Polarizer pencil-hardness	2H (min.) [by JIS K5600]				
Response time	$Ton + Toff (10\% \longleftrightarrow 90\%)$ 30 ms (typ.)				
Luminance	At the maximum luminance 850 cd/m² (typ.)				
White chromaticity	Wx, Wy = (0.280, 0.304) (typ.)				
Signal system	4 ports LVDS interface [LCR 8-bit signals, Data enable signal (DE), Dot clock (CLK)]				
Power supply voltage	LCD panel signal processing board: 12.0V Inverter: 12.0V				
Backlight	Direct light type: 12 cold cathode fluorescent lamps with an inverter Replaceable parts Backlight unit: Type No.: 201LHS08 Inverter: Type No.: 201PW121				
Power consumption	At checkered flag pattern, the maximum luminance 49.2 W (typ.)				

Note1: When the product luminance is 850cd/m^2 , the gamma characteristic is designed to $\gamma = \text{DICOM}$.





3. BLOCK DIAGRAM



Note1: Relations between GND (Signal ground), FG (Frame ground) and GNDB (Inverter ground) in the LCD module are as follows.

GND - FG	Connected
GND - GNDB	Not connected
FG - GNDB	Not connected

Note2: GND, FG and GNDB must be connected to customer equipment's ground, and it is recommended that these grounds be connected together in customer equipment.





4. DETAILED SPECIFICATIONS

4.1 MECHANICAL SPECIFICATIONS

Parameter	Specification		Unit
Module size	$423.4 \pm 1.0 \text{ (W)} \times 343.5 \pm 1.0 \text{ (H)} \times 43.5 \pm 1.0 \text{ (D)}$	Note1	mm
Display area	399.36 (H) × 319.488 (V)	Note1	mm
Weight	2,300 (typ.), 2,600 (max.)		g

Note1: See "7. OUTLINE DRAWINGS".

4.2 ABSOLUTE MAXIMUM RATINGS

	Parameter		Symbol	Rating	Unit	Remarks	
Power supply voltage LCD panel signa processing board			VDD	-0.3 to +15.0	V	Ta = 25°C	
1 OWEI St	ippry voltage	Inverter	VDDB	-0.3 to +15.0	V	1a – 25 C	
		Display signals Note1	VD	-0.3 to +3.6			
	LCD panel signal processing board	Function signal 1 Note2	VF1	-0.3 to +3.9	V	$Ta = 25^{\circ}C$ $VDD=12.0V$	
Input voltage for signals		Function signal 2 Note3	VF2	-0.5 to 15.5			
for signals		BRTI signal	VBI	-0.3 to +1.5	V		
	Inverter	BRTP signal	VBP	-0.3 to +5.5	V	$Ta = 25^{\circ}C$ $VDDB = 12.0V$	
		BRTC signal	VBC	-0.3 to +5.5	V		
		PWSEL signal	VPSL	-0.3 to +5.5	V		
	Storage tempera	ture	Tst	-20 to +60	°C	-	
Operating te	mnoratura	Front surface	TopF	0 to +55	°C	Note4	
Operating te	mperature	Rear surface	TopR	0 to +55	°C	Note5	
				≤ 95	%	Ta ≤ 40°C	
Relative humidity Note6			RH	≤ 85	%	40 < Ta ≤ 50°C	
				≤ 70	%	50 < Ta ≤ 55°C	
	Absolute humic Note6	lity	АН	≤ 73 Note7	g/m ³	Ta > 55°C	

Note1: DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-, DC0+/-,

DC1+/-, DC2+/-, DC3+/-, CKC+/-, DD0+/-, DD1+/-, DD2+/-, DD3+/-, CKD+/-

Note2: MOD0, MOD1, BSEL0, BSEL1

Note3: CSR, CSL, SCLK, SDAT

Note4: Measured at center of LCD panel surface (including self-heat)

Note5: Measured at center of LCD module's rear shield surface (including self-heat)

Note6: No condensation

Note7: Water amount at Ta = 55°C and RH = 70%



NL256204AM15-04A

4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD panel signal processing board

 $(Ta = 25^{\circ}C)$

Parameter			Symbol	min.	typ.	max.	Unit	Remarks
Power supply voltage			VDD	10.8	12.0	13.2	V	-
Power supply current			IDD	-	900 Note1	1,800 Note2	mA	at VDD = 12.0V, Mode 0 is selected.
Differential input thresh		High	VTH	-	-	+100	mV	at VCM= 1.2V
voltage for Display sign	als	Low	VTL	-100	-	-	mV	Note3, Note4
Input voltage swing			VI	0	-	2.4	V	Note4
Terminating resistance			RT	-	100	-	Ω	-
Input voltage for	Н	ligh	VFH1	Keep this pin open.			-	
Function signal 1	L	ow	VFL1	0	-	0.8	V	Note5
Input current for Function signal 1			IFL1	-10	Ī	10	μΑ	
High		V+		-	2.3	V		
Input voltage for Function signal 2	L	ow	V-	0.5	-	-	V	Note6
	Hys	teresis	VH	0.4	-	-	V	

Note1: Checkered flag pattern [by EIAJ ED-2522]

Note2: Pattern for maximum current

Note3: Common mode voltage for LVDS receiver

DC1+/-, DC2+/-, DC3+/-, CKC+/-, DD0+/-, DD1+/-, DD2+/-, DD3+/-, CKD+/-.

Note5: MOD0, MOD1, BSEL0, BSEL1

Note6: CSR, CSL, SCLK, SDAT





☆

NEC NEC LCD Technologies, Ltd.


NL256204AM15-04A

4.3.2 Inverter

 $(Ta = 25^{\circ}C)$

Parameter			Symbol	min.	typ.	max.	Unit	Remarks
Powe	Power supply voltage			11.4	12.0	12.6	V	-
Power supply current			IDDB	-	3,200	4,000	mA	VDDB = 12.0V, At the maximum luminance
	BRTI signal		VBI	0	-	1.0	V	
	BRTP signal	High	VBPH	2.0	-	5.25	V	
T 1.	BRIP signal	Low	VBPL	0	-	0.8	V	
Input voltage for signals	BRTC signal	High	VBCH	2.0	-	5.25	V	
Tor Signais		Low	VBCL	0	-	0.8	V	
	PWSEL signal	High	VPSLH	2.0	-	5.25	V	
	1 W SEL Signal	Low	VPSLL	0	-	0.8	V	
	BRTI signal		IBI	-130	-	-	μΑ	-
	BRTP signal	High	IBPH	-	-	3.5	mA	
I	DK11 Signal	Low	IBPL	-1.6	-	1	mA	
Input current for signals	BRTC signal	High	IBCH	-	-	440	μΑ	
101 Signais	DKI C Signal	Low	IBCL	-610	-	-	μΑ	
	PWSEL signal	High	IPSLH			440	μΑ	
	1 WOLL SIGNAL	Low	IPSLL	-610	-	-	μΑ	

4.3.3 Inverter current wave



Maximum luminance control: 100% Minimum luminance control: 20%

Luminance control frequency: 285Hz (typ.)

Note1: Luminance control frequency indicate the input pulse frequency, when select the external pulse control. See "4.6.2 Detail of BRTP timing".

Note2: The power supply lines (VDDB and GNDB) have large ripple voltage (See "4.3.4 Power supply voltage ripple".) during luminance control. There is the possibility that the ripple voltage produces acoustic noise and signal wave noise in audio circuit and so on. Put a capacitor (5,000 to 6,000μF) between the power supply lines (VDDB and GNDB) to reduce the noise, if the noise occurred in the circuit.



NL256204AM15-04A

4.3.4 Power supply voltage ripple


This product works if the ripple voltage levels are over the permissible values as the following table, but there might be noise on the display image.


Power supply voltage		Ripple voltage Note1 (Measure at input terminal of power supply)	Unit
VDD	12.0 V	≤ 100	mVp-p
VDDB	12.0 V	≤ 200	mVp-p


Note1: The permissible ripple voltage includes spike noise.

Example of the power supply connection

a) Separate the power supply







4.3.5 Fuse

Parameter		Fuse	Rating	Fusing current	Remarks
1 drameter	Туре	Supplier	Katilig	rusing current	Kemarks
VDD	FHC20 502AD	KAMAYA ELECTRIC	5A	12.5A,	
VDD	FHC20 302AD	Co., Ltd.	24V	5s max.	Note1
VDDD	0453007	Littelfuse Inc.	7A	14A,	Note1
VDDB 0453007		Litterruse Inc.	125V	5s max.	

Note1: The power supply's rated current must be more than the fusing current. If it is less than the fusing current, the fuse may not blow in a short time, and then nasty smell, smoke and so on may occur.




Global LCD Panel Exchange Center

NL256204AM15-04A


4.4 POWER SUPPLY VOLTAGE SEQUENCE

4.4.1 LCD panel signal processing board



- *1: DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-, DC0+/-, DC1+/-, DC2+/-, DC3+/-, CKC+/-, DD0+/-, DD1+/-, DD2+/-, DD3+/-, CKD+/-
- *2: LVDS signals should be measured at the terminal of 100Ω resistance.
- Note1: If there is a voltage variation (voltage drop) at the rising edge of VDD below 10.8V, there is a possibility that a product does not work due to a protection circuit.
- Note2: LVDS signals and CSR, CSL, SCLK, SDAT must be set to Low or High-impedance, except the VALID period (See above sequence diagram), in order to avoid the circuitry damage. If some of signals are cut while this product is working, even if the signal input to it once again, it might not work normally. If a customer stops the display and function signals, VDD also must be shut down.
- Note3: At the beginning of the serial communication mode, take 480ms or more after the LVDS signal input.

4.4.2 Inverter



- Note1: The backlight should be turned on within the valid period of LVDS signals, in order to avoid unstable data display.
- Note2: If tr is more than 800ms, the backlight will be turned off by a protection circuit for inverter.
- Note3: When VDDB is 0V or BRTC is Low, PWSEL must be set to Low or Open.



4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS

4.5.1 LCD panel signal processing board

CN1 socket (LCD module side): FI-WE41P-HFE (Japan Aviation Electronics Industry Limited (JAE))
Adaptable plug: FI-W41S (Japan Aviation Electronics Industry Limited (JAE))

Adaptab	Adaptable plug: FI-W41S (Japan Aviation Electronics Industry Limited (JAE))						
Pin No.	Symbol	Signal		Ren	arks		
1	GND	Signal ground	Note1				
2	CSR	Chip selection R					
3	CSL	Chip selection L	LUT communi			E FOR	
4	SCLK	Serial Clock	See "4.13 TEN-bit LOOK UP TABLE FOR GAMMA ADJUSTMENT".				
5	SDAT	Serial Data					
			See "4.10 LVI	OS DATA T	RANSMIS	SION MODE".	
6	MOD0			MOD0	MOD1	Mode	
		Selection of LVDS Data Transmission Mode		Open	Open	0	
		(Pull-up $25k\Omega$)		Open	Low	1	
7	MOD1			Low	Open	Reserved	
				Low	Low	0	
	Danie o		See "4.7 MET			ION FOR	
8	BSEL0		LVDS TRANS			34.1	
		Selection of LVDS data input map		BSEL0	BSEL1	Mode	
		(Pull-up 25kΩ)		Open	Open Low	A B	
9	BSEL1			Open Low	Open	С	
				Low	Low	A	
10	RSVD	Reserved	Keep this pin (LUW	A	
11	GND	Signal ground	Note1	эрсп.			
12	DB3+						
13	DB3-	Pixel data B3	LVDS differen	itial data inp	out No	ote2	
14	GND	Signal ground	Note1				
15	CKB+	Pixel clock B	LVDC 1:cc	4:-1 -11-:-	4 N.	.4-2	
16	CKB-	Pixel clock B	LVDS differen	iliai ciock ii	iput No	ote2	
17	GND	Signal ground	Note1				
18	DB2+	Pixel data B2	LVDS differen	itial data inr	nut No	ote2	
19	DB2-			itiai data iiip		7.02	
20	GND	Signal ground	Note1				
21	DB1+	Pixel data B1	LVDS differen	itial data ing	out No	ote2	
22	DB1-	G. 1					
23	GND	Signal ground	Note1				
24	DB0+ DB0-	Pixel data B0	LVDS differen	itial data inp	out No	ote2	
26	GND	Signal ground	Note1				
27	DA3+						
28	DA3-	Pixel data A3	LVDS differen	itial data inp	out No	ote2	
29	GND	Signal ground	Note1				
30	CKA+				, 3.7	. 2	
31	CKA-	Pixel clock A	LVDS differen	itial clock ir	iput No	ote2	
32	GND	Signal ground	Note1				
33	DA2+	Pixel data A2	LVDS differen	itial data inn	nit Ma	ote2	
34	DA2-			iliai uata III _I	rut INC	7.C.Z	
35	GND	Signal ground	Note1				
36	DA1+	Pixel data A1	LVDS differential data input Note2				
37	DA1-						
38	GND	Signal ground	Note1				
39	DA0+	Pixel data A0	LVDS differen	itial data ing	out No	ote2	
40	DA0-			-			
41	GND	Signal ground	Note1				





Note1: All GND terminals should be used without any non-connected lines.

Note2: Twist pair wires with 100Ω (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.

CN2 socket (LCD module side): FI-WE31P-HFE (Japan Aviation Electronics Industry Limited (JAE))
Adaptable plug: FI-W31S (Japan Aviation Electronics Industry Limited (JAE))

Adaptat	ole plug:	FI-W31S (Japan Aviation E	lectronics Industry Limited (JAE))
Pin No.	Symbol	Signal	Remarks
1	GND	Signal ground	Note1
2	DD3+	Pixel data D3	LVDS differential data input Note2
3	DD3-		Ev B3 differential data input
4	GND	Signal ground	Note1
5	CKD+	Pixel clock D	LVDS differential clock input Note2
6	CKD-		•
7	GND	Signal ground	Note1
8	DD2+	Pixel data D2	LVDS differential data input Note2
9	DD2-	G: 1 1	
10	GND	Signal ground	Note1
11	DD1+	Pixel data D1	LVDS differential data input Note2
12	DD1- GND	G' 1 1	Note1
13	DD0+	Signal ground	Note I
15	DD0+	Pixel data D0	LVDS differential data input Note2
16	GND	Signal ground	Note1
17	DC3+		
18	DC3-	Pixel data C3	LVDS differential data input Note2
19	GND	Signal ground	Note1
20	CKC+		TYPO I'M ALL I I I I I I I I I I I I I I I I I I
21	CKC-	Pixel clock C	LVDS differential clock input Note2
22	GND	Signal ground	Note1
23	DC2+	Pixel data C2	LVDS differential data input Note2
24	DC2-		Ly DS differential data hiput Note2
25	GND	Signal ground	Note1
26	DC1+	Pixel data C1	LVDS differential data input Note2
27	DC1-		1
28	GND	Signal ground	Note1
29	DC0+	Pixel data C0	LVDS differential data input Note2
30	DC0-		·
31	GND	Signal ground	Note1

Note1: All GND terminals should be used without any non-connected lines.

Note2: Twist pair wires with 100Ω (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.





CN3 socket (LCD module side): IL-Z-8PL-SMTYE (Japan Aviation Electronics Industry Limited (JAE))

Adaptable plug: IL-Z-8S-S125C (Japan Aviation Electronics Industry Limited (JAE))

Pin No.	Symbol	Function	Description
1	VDD		
2	VDD	Power supply	Note1
3	VDD	1 ower suppry	TVOIC I
4	VDD		
5	GND		
6	GND	Signal ground	Note1
7	GND	Signal ground	Note1
8	GND		

Note1: All VDD and GND terminals should be used without any non-connected lines.

4.5.2 Inverter

CN201 socket (LCD module side): DF3Z-8P-2H (2*) (HIROSE ELECTRIC Co., Ltd.) Adaptable plug: DF3-8S-2C (HIROSE ELECTRIC Co., Ltd.)

Pin No.	Symbol	Func	tion	Description
1	GNDB			
2	GNDB	Inverter ground		Note1
3	GNDB	miverter ground		Note1
4	GNDB			
5	VDDB			
6	VDDB	Power supply		Note1
7	VDDB	I ower suppry		Note1
8	VDDB			

Note1: All VDDB and GNDB terminals should be used without any non-connected lines.

CN202 socket (LCD module side): IL-Z-9PL-SMTYE (Japan Aviation Electronics Industry Limited (JAE))
Adaptable plug: IL-Z-9S-S125C3 (Japan Aviation Electronics Industry Limited (JAE))


Pin No.	Symbol	Function	Description
1	GNDB	Inverter ground	Note1
2	GNDB	inverter ground	Note1
3	N.C.	-	Keep this pin Open.
4	BRTC	Backlight ON/OFF control signal	High or Open: Backlight ON Low: Backlight OFF
5	BRTH	Luminance control terminal	
6	BRTI	Lummance control terminal	See "4.6 LUMINANCE CONTROL".
7	BRTP	BRTP signal	
8	GNDB	Inverter ground	Note1
9	PWSEL	Selection of luminance control signal method	See "4.6 LUMINANCE CONTROL ". Note2

Note1: All GNDB terminals should be used without any non-connected lines. Note2: When VDDB is 0V or BRTC is Low, PWSEL must be set to Low or Open.



NL256204AM15-04A

4.5.3 Positions of socket





NL256204AM15-04A

4.6 LUMINANCE CONTROL

4.6.1 Luminance control methods

Method	Adjustment and l	luminance ratio	PWSEL terminal	BRTP terminal
	Adjustment			
Variable resistor control Note1	The variable resistor (R) for lum ±5%, 1/10W. Minimum point of luminance and maximum point or luminance. The resistor (R) must be conterminals.	~C		
	• Luminance ratio Note3			
	Resistance	Luminance ratio		
l	0 Ω	30% (Min. Luminance)	High or Open	Open
l	10 kΩ	Trigit of Open	Орен	
Voltage control Note1	Voltage control method works, w VBI voltage is input between control method can carry ou luminance. Luminance is the maximum wher • Luminance ratio Note3 BRTI Voltage (VBI) 0V 1.0V	BRTI-BRTH terminals. This t continuation adjustment of		
Pulse width modulation Note1 Note2	Adjustment Pulse width modulation (PWM terminal is Low and PWM sign BRTP terminal. The luminance BRTP signal. Luminance ratio Note3 Duty ratio Note4 0.2 1.0	al (BRTP signal) is input into	Low	BRTP signal

Note1: In case of the variable resistor control method and the voltage control method, noises may appear on the display image depending on the input signals timing for LCD panel signal processing board.

Use PWM method, if interference noises appear on the display image!

Note2: The inverter will stop working, if the Low period of BRTP signal is more than 50ms while BRTC signal is High or Open. Then the backlight will not turn on anymore, even if BRTP signal is input again. This is not out of order. The inverter will start to work when power is supplied again.

Note3: These data are the target values.

Note4: See "4.6.2 Detail of BRTP timing".


DATA SHEET DOD-PP-1126 (1st edition)




NL256204AM15-04A

4.6.2 Detail of BRTP timing

- (1) Timing diagrams
 - Outline chart



• Detail of A part



(2) Each parameter

Parameter	Symbol	min.	typ.	max.	Unit	Remarks
Luminance control frequency	FL	185	-	325	Hz	Note1, Note2
Duty ratio	DL	0.2	-	1.0	-	Note1, Note3
Low period	tPWL	0	-	50	ms	Note4

Note1: Definition of parameters is as follows.

$$FL = \frac{1}{tPW}$$
 $DL = \frac{tPWH}{tPW}$

Note2: See the following formula for luminance control frequency.

Luminance control frequency = $1/\text{tv} \times (\text{n+0.25})$ [or (n + 0.75)]

 $n = 1, 2, 3 \cdot \cdot \cdot \cdot$

tv: Vertical cycle (See "4.9.1 Timing characteristics".)

The interference noise of luminance control frequency and input signal frequency for LCD panel signal processing board may appear on a display. Set up luminance control frequency so that the interference noise does not appear!

Note3: See "4.6.1 Luminance control methods".

Note4: If tPWL is more than 50ms, the backlight will be turned off by a protection circuit for inverter. The inverter will start to work when power is supplied again.



NL256204AM15-04A

$4.7\ \mathrm{METHOD}$ OF CONNECTION FOR LVDS TRANSMITTER

LVDS data input map is selectable by BSEL0 and BSEL1 terminal.

		Bit mapping			Transmitter Pin Assignm	ent				
	BSEL[1:0] Note1	, Note2		Dual type I	VDS TX				CN1
	[H:H], [L:L]	[H:L]	[L:H]	Single type LVDS Tx	THine THC63LVD823	NS DS90C387	Output Connector		Pin No.	Signal name
	Mode A LA2	Mode B LA7	Mode C LA0	TA0	R12	R10				
	LA3	LA6	LA1	TA1	R13	R11	1	Note3		
	LA4	LA5	LA2	TA2	R14	R12	ATA-	\rightarrow	40	DA0-
	LA5	LA4	LA3	TA3	R15	R13	ATA+	\rightarrow	39	DA0+
	LA6	LA3	LA4	TA4	R16	R14				
	LA7	LA2	LA5	TA5	R17	R15	4			
	CA2	CA7	CA0	TA6	G12	G10				
	CA3 CA4	CA6 CA5	CA1 CA2	TB0 TB1	G13 G14	G11 G12	-			
	CA4 CA5	CA3	CA2	TB2	G14 G15	G12	ATB-	\rightarrow	37	DA1-
	CA6	CA3	CA4	TB3	G16	G14	ATB+	\rightarrow	36	DA1+
	CA7	CA2	CA5	TB4	G17	G15				
	RA2	RA7	RA0	TB5	B12	B10				
	RA3	RA6	RA1	TB6	B13	B11				
Pixel data	RA4	RA5	RA2	TC0	B14	B12				
A	RA5	RA4	RA3	TC1	B15	B13	Ama			D:2
	RA6	RA3 RA2	RA4	TC2 TC3	B16 B17	B14 B15	ATC-	\rightarrow	34	DA2- DA2+
	RA7 Hsync	Hsync	RA5 Hsync	TC4	HSYNC	HSYNC	ATC+	\rightarrow	33	DA2+
	Vsync	Vsync	Vsync	TC5	VSYNC	VSYNC	1			
	DE	DE	DE	TC6	DE	DE	1			
	LA0	LA1	LA6	TD0	R10	R16				
	LA1	LA0	LA7	TD1	R11	R17]			
	CA0	CA1	CA6	TD2	G10	G16	ATD-	\rightarrow	28	DA3-
	CA1	CA0	CA7	TD3	G11	G17	ATD+	\rightarrow	27	DA3+
	RA0	RA1	RA6	TD4	B10	B16	4			
	RA1	RA0	RA7	TD5	B11	B17	4			
	N.C.	N.C.	N.C.	TD6	-	-	ATCLK-		31	CKA-
	CLK	CLK	CLK	CLK	CLK	CLK	ATCLK+	\rightarrow \rightarrow	30	CKA+
	LB2	LB7	LB0	TA0	R22	R20				
	LB3	LB6	LB1	TA1	R23	R21	4			
	LB4	LB5	LB2	TA2	R24	R22	BTA-	\rightarrow	25	DB0-
	LB5	LB4	LB3	TA3	R25	R23	BTA+	\rightarrow	24	DB0+
	LB6 LB7	LB3 LB2	LB4 LB5	TA4	R26 R27	R24 R25	-			
	CB2	CB7	CB0	TA6	G22	G20	1			
	CB3	CB6	CB1	TB0	G23	G21				
	CB4	CB5	CB2	TB1	G24	G22	1			
	CB5	CB4	CB3	TB2	G25	G23	BTB-	\rightarrow	22	DB1-
	CB6	CB3	CB4	TB3	G26	G24	BTB+	\rightarrow	21	DB1+
	CB7	CB2	CB5	TB4	G27	G25	4			
	RB2	RB7	RB0	TB5	B22	B20	4			
	RB3	RB6	RB1	TB6	B23	B21				
Pixel data B	RB4 RB5	RB5 RB4	RB2 RB3	TC0 TC1	B24 B25	B22 B23	-			
2	RB6	RB3	RB4	TC2	B26	B24	BTC-	\rightarrow	19	DB2-
	RB7	RB2	RB5	TC3	B27	B25	BTC+	\rightarrow	18	DB2+
	Hsync	Hsync	Hsync	TC4	HSYNC	HSYNC	7	ĺ	- 10	2.02
	Vsync	Vsync	Vsync	TC5	VSYNC	VSYNC	j			
	DE	DE	DE	TC6	DE	DE				
	LB0	LB1	LB6	TD0	R20	R26	」			
	LB1	LB0	LB7	TD1	R21	R27	-			
	CB0	CB1	CB6	TD2	G20	G26	BTD-	\rightarrow	13	DB3-
	CB1	CB0	CB7	TD3	G21	G27	BTD+	\rightarrow	12	DB3+
	RB0	RB1	RB6	TD4	B20	B26	-{			
	RB1 N.C.	RB0 N.C.	RB7 N.C.	TD5 TD6	B21 -	B27	-			
		CLK	CLK	CLK	CIK CIK B		BTCLK-	\rightarrow	16	CKB-
	CLK						BTCLK+			





	BSEL	1:01 Note1	, Note2		Dual type I	VDS TX	Т			CN2
	[H:H], [L:L]	[H:L]	[L:H]	Single type LVDS Tx	THine THC63LVD823	NS DS90C387	Output Connector		Pin No.	Signal name
	Mode A LC2	Mode B LC7	Mode C LC0	TA0	R12	R10				
	LC3	LC6	LC1	TA1	R13	R11	1	Note3		
	LC4	LC5	LC2	TA2	R14	R12	CTA-	→	30	DC0-
	LC5	LC4	LC3	TA3	R15	R13	CTA+	\rightarrow	29	DC0+
	LC6	LC3	LC4	TA4	R16	R14	1			
	LC7	LC2	LC5	TA5	R17	R15	1			
	CC2	CC7	CC0	TA6	G12	G10	1			
	CC3	CC6	CC1	TB0	G13	G11				
	CC4	CC5	CC2	TB1	G14	G12	1			
	CC5	CC4	CC3	TB2	G15	G13	СТВ-	\rightarrow	27	DC1-
	CC6	CC3	CC4	TB3	G16	G14	CTB+	\rightarrow	26	DC1+
	CC7	CC2	CC5	TB4	G17	G15	1			
	RC2	RC7	RC0	TB5	B12	B10				
	RC3	RC6	RC1	TB6	B13	B11				
Pixel data	RC4	RC5	RC2	TC0	B14	B12				
С	RC5	RC4	RC3	TC1	B15	B13				
	RC6	RC3	RC4	TC2	B16	B14	CTC-	\rightarrow	24	DC2-
	RC7	RC2	RC5	TC3	B17	B15	CTC+	\rightarrow	23	DC2+
	Hsync	Hsync	Hsync	TC4	HSYNC	HSYNC				
	Vsync	Vsync	Vsync	TC5	VSYNC	VSYNC				
	DE	DE	DE	TC6	DE	DE				
	LC0	LC1	LC6	TD0	R10	R16				
	LC1	LC0	LC7	TD1	R11	R17	1			
	CC0	CC1	CC6	TD2	G10	G16	CTD-	\rightarrow	18	DC3-
	CC1	CC0	CC7	TD3	G11	G17	CTD+	\rightarrow	17	DC3+
	RC0	RC1	RC6	TD4	B10	B16				
	RC1	RC0	RC7	TD5	B11	B17	1			
	N.C.	N.C.	N.C.	TD6	-	-	1			
	CLK	CLK	CLK	CLK	CLK	CLK	CTCLK- CTCLK+	\rightarrow \rightarrow	21	CKC-
	LD2	LD7	LD0	TA0	R22	R20	CICER		20	CKC+
	LD3	LD/	LD0	TA1	R23	R21	1			
	LD3	LD6	LD1	TA2		R22	DTA-	\rightarrow	1.5	DD0-
	LD4 LD5	LD3 LD4	LD2 LD3	TA3	R24 R25	R23	DTA+	\rightarrow	15 14	DD0- DD0+
	LD5	LD4 LD3	LD3	TA4	R26	R24	DIA		14	DD01
	LD7	LD3	LD4	TA5	R27	R25	1			
	CD2	CD7	CD0	TA6	G22	G20	1			
	CD2	CD6	CD1	TB0	G23	G21	1			
	CD3	CD6	CD1	TB1	G23	G21 G22	1			
	CD4 CD5	CD3	CD2	TB2	G24 G25	G22 G23	DTB-	\rightarrow	12	DD1-
	CD5	CD4	CD3 CD4	TB3	G25 G26	G23 G24	DTB+	\rightarrow	11	DD1- DD1+
	CD6	CD3	CD4 CD5	TB4	G26 G27	G24 G25	DID-	→	11	דוטט
	RD2	RD7	RD0	TB5	B22	B20	1			
	RD2	RD/	RD0 RD1	TB6	B23	B20 B21	1			
Dival 1-4-	RD3 RD4				1		 			
Pixel data D	RD4 RD5	RD5 RD4	RD2 RD3	TC0 TC1	B24 B25	B22 B23	1			
D		RD4 RD3	RD3 RD4	TC2	B25 B26	B23 B24	DTC-		9	DD2-
	RD6 RD7		1		B26 B27		DTC+	\rightarrow		
		RD2	RD5	TC3	HSYNC	B25 HSVNC	DIC+	\rightarrow	8	DD2+
	Hsync	Hsync Vsync	Hsync	TC5	1	HSYNC VSYNC	-			
	Vsync		Vsync		VSYNC		-			
	DE	DE	DE LD6	TC6	DE P20	DE D26	+			
	LD0	LD1	LD6	TD0	R20	R26	-			ſ
	LD1	LD0	LD7	TD1	R21	R27	Dan		_	DD2
	CD0	CD1	CD6	TD2	G20	G26	DTD-	\rightarrow	3	DD3-
	CD1	CD0	CD7	TD3	G21	G27	DTD+	\rightarrow	2	DD3+
	RD0	RD1	RD6	TD4	B20	B26	-			
	RD1	RD0	RD7	TD5	B21	B27	-			<u> </u>
	N.C.	N.C.	N.C.	TD6	-	-				
	l		CT II	CLIV	1	GT 11	DTCLK-	\rightarrow	6	CKD-
	CLK	CLK	CLK	CLK	CLK	CLK	DTCLK+	\rightarrow	5	CKD+

Note1: High must be Open.

Note2: Do not change the setting of BSEL0 and BSEL1 during VDD ON period.

Note3: Twist pair wires with 100Ω (Characteristic impedance) should be used between LCD panel signal processing board and LVDS transmitter.





4.8 DISPLAY GRAY SCALE AND INPUT DATA SIGNALS

This product can display 256 gray scales in each LCR sub-pixel and 766 gray scales per 1 pixel. Also the relation between display gray scale and input data signals is as follows.

									D	ata s	igna	1 (0:	Low	v lev	el, 1	: Hig	gh leve	el)							
		LA7	LA6	LA5	LA4	LA3	LA	2 LA	1 LA0	CA	7 CA	6 CA:	5 CA	4 CA	3 CA2	2 CA1	CA0	RA	.7 RA	6 RA	5 RA	4 RAS	RA2	RA1	RA0
Display gr	ay scale	LB7	LB6	LB5	LB4	LB3	LB	2 LB	1 LB0	СВ	7 CB	6 CB:	5 CB	4 CB3	3 CB2	CB1	CB0	RB	7 RB	6 RB:	5 RB4	4 RB3	RB2	RB1	RB0
		LC7	LC6	LC5	LC4	LC3	LC:	2 LC	1 LC0	CC	7 CC	6 CC:	5 CC	4 CC	CC2	CC1	CC0	RC	7 RC	6 RC	5 RC4	4 RC3	RC2	RC1	RC0
		LD7	LD6	LD5	LD4	LD3	LD	2 LD	1 LD0	CD	7 CD	6 CD	5 CD	4 CD	CD2	2 CD1	CD0	RD	7 RD	6 RD	5 RD	4 RD3	RD2	RD1	RD0
o	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
scal		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ray	dark	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Left sub-pixel gray scale	\uparrow					:								:								:			
kid-c	\					:				_				:								:			_
t suk	bright	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Lefi		1	1	l	1	1	l	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	White	1	1	<u>l</u>	<u>l</u>	1	<u>l</u>	<u>l</u>	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
sale	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ay se		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
l grä	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Center sub-pixel gray scale						:																:			
[-qns	1	0	0	0	0	. 0	0	0	0	1	1	1	1		1	0	1	0	0	0	0	. 0	0	0	0
ter s	bright	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
Cen	White	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
- 0	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
scale	Diack	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
ray s	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
el g	↑					:								:								:			
-pix	\downarrow					:								:								:			
Right sub-pixel gray scale	bright	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
ight		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
~	White	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1



NL256204AM15-04A

4.9 INPUT SIGNAL TIMINGS

4.9.1 Timing characteristics


	Paramete	r	Symbol	min.	typ.	max.	Unit	Remarks
	Freq	uency	1/tc	80.0 83.26 85.0			MHz	12.01 ns (typ.)
CLK	D	Duty					-	Note2
	Rise time	-				ns	NOICZ	
	CLK-DATA	Setup time	-				ns	
DATA	CLK-DAIA	Hold time	-		-		ns	Note2
	Rise time	e, Fall time	-				ns	
		Cycle	th	7.72	8.071	-	μs	102 0 laHa (tam)
	Horizontal	Cycle	tii	660	672	690	CLK	123.9 kHz (typ.) Note1
		Display period	thd		640		CLK	110101
	Vertical	Cycle	tv	-	16.667	-	ms	(0.0 H= (+)
DE	(One frame)	Cycle	ιν	2,053	2,064	-	Н	60.0 Hz (typ.) Note1
	Display period		tvd		2,048		Н	110101
	CLK-DE	Setup time	-				ns	
	CLK-DE	Hold time	-	-			ns	Note2
	Rise time, Fall time						ns	

Note1: Definition of parameters is as follows.

tc = 1CLK, th = 1H

Note2: See the data sheet of LVDS transmitter.

4.9.2 Input signal timing chart






NL256204AM15-04A

4.10 LVDS DATA TRANSMISSION MODE

Transmission mode of LVDS data is selectable by MOD0 and MOD1 terminal.



Note1: High must be Open.





NL256204AM15-04A

4.11 DISPLAY POSITIONS

(1) Mode0: MOD0= Open, MOD1= Open / MOD0= Low, MOD1= Low

LA	D (0, 0)	D (1, 0)	B RB		LC LC	(1280, 0) CC RC	D (1281, LD CD	0) RD	
LA	CA	KA LB C	БКВ		LC		LD CD	KD	
		I	1250.0	1250.0	1200 0	1201		2550.0	2550.0
0, 0	1,0)	• • •	1278, 0	1279, 0 1279, 1	1280, 0	1281, 0	• • •	2558, 0	2559, 0 2559, 1
0, 1	1, 1	• • •	1278, 1	1279, 1	1200, 1	1281, 1	•••	2558, 1	2339, 1
•	•	•	•	•	•	•	•		•
•	•	•	•	•	•			•	•
•	•	•	•	•	•	•		•	•
0, 2046	1, 2046	• • •	1278, 2046	1279, 2046	1280, 2046	1281, 2046	• • •	2558, 2046	2559, 2046
0, 2047	1, 2047	• • •	1278, 2047	1279, 2047	1280, 2047	1281, 2047	• • •	2558, 2047	2559, 2047

(2) Mode1: MOD0= Open, MOD1= Low

LA					LC LC	CC	0) RC	D (1920, 0) LD CD RD			
(0,0)	•••	639, 0	(640, 0)	•••	1279, 0	(1280, 0)	•••	1919, 0	(1920, 0)	•••	2559, 0
0, 1	•••	639, 1	640, 1	•••	1279, 1	1280, 1	•••	1919, 1	1920, 1	•••	2559, 1
	• • • • • •			• • •	•	•	•	•	•	•	•
0, 2046	•••	639, 2046	640, 2046	•••	1279, 2046	1280, 2046	•••	1919, 2046	1920, 2046	•••	2559, 2046
0, 2047	•••	639, 2047	640, 2047	•••	1279, 2047	1280, 2047	•••	1919, 2047	1920, 2047	•••	2559, 2047



NL256204AM15-04A

2 550

4.12 PIXEL ARRANGNMENT

	0	1	2,559
0	L C R	L C R	L C R
2,047	L C R	L C R	L C R





4.13 TEN-bit LOOK UP TABLE FOR GAMMA ADJUSTMENT

Adjustment of gamma characteristics for each 8-bit LCR data is possible by using built-in 10-bit LUT (look up table) for Gamma characteristics.

The LUT is set with the serial data. The combination of the control command determines Random/Sequential Address WRITE and Individual/Simultaneous LCR setting.

The serial data is composed as Table 1.

Table1: Serial data Composition

DATA	DATA name	Function	Remarks
D31	CMD5	Control Command	
D30	CMD4	Control Command	
D29	CMD3	Control Command	See Table2 and 3.
D28	CMD2	Control Command	See Table2 and 5.
D27	CMD1	Control Command	
D26	CMD0	Control Command	
D25	ADD9	LUT Address (MSB)	
D24	ADD8	LUT Address	
D23	ADD7	LUT Address	
D22	ADD6	LUT Address	,
D21	ADD5	LUT Address	C T-1-1 - 4
D20	ADD4	LUT Address	See Table4.
D19	ADD3	LUT Address	
D18	ADD2	LUT Address	
D17	ADD1	LUT Address	
D16	ADD0	LUT Address (LSB)	
D15	DATA15	LUT Data (MSB)	
D14	DATA14	LUT Data	
D13	DATA13	LUT Data	
D12	DATA12	LUT Data	
D11	DATA11	LUT Data	
D10	DATA10	LUT Data	
D9	DATA9	LUT Data	
D8	DATA8	LUT Data	See Table5.
D7	DATA7	LUT Data	See Tables.
D6	DATA6	LUT Data	
D5	DATA5	LUT Data	
D4	DATA4	LUT Data	
D3	DATA3	LUT Data	
D2	DATA2	LUT Data	
D1	DATA1	LUT Data	
D0	DATA0	LUT Data (LSB)	



NL256204AM15-04A

Table2: Command table (CMD5 to CMD0: 6-bit)

DATA name	Parameter	Remarks
CMD5	Must be set to "1".	-
CMD4	Must be set to "1".	-
CMD3	Selection of Random/Sequential Address WRITE "1": Random Address WRITE "0": Sequential Address WRITE	-
CMD2	Must be set to "1".	-
CMD1	Selection of Individual/Simultaneous LCR setting "1": Individual LCR setting "0": Simultaneous LCR setting	"1": Select the Sub-pixel by using ADD9 and ADD8. (See Table4.) "0": ADD9 and ADD8 are invalid.
CMD0	Must be set to "0".	-

Table3: Command table (CMD5 to CMD0: 6-bit)

CMD5	CMD4	CMD3	CMD2	CMD1	CMD0	Function
1	1	1	1	1	0	Random Address WRITE, Individual LCR setting
1	1	1	1	0	0	Random Address WRITE, Simultaneous LCR setting
1	1	0	1	1	0	Sequential Address WRITE, Individual LCR setting
1	1	0	1	0	0	Sequential Address WRITE, Simultaneous LCR setting

^{*}Other combinations are prohibited, and may cause function error.

Table4: Address table (ADD9 to ADD0: 10-bit)

DATA name	Parameter	Remarks
ADD9	Sub-pixel Selection ADD[9:8]= 0:0 Left Sub-pixel 0:1 Center Sub-pixel	When "ADD[9:8]=1:1", ON/OFF of Gamma correction can select according to the GMA[2:0].
ADD8	1:0 Right Sub-pixel 1:1 ON/OFF selection of Gamma Correction	(See Table6 and Table7.)
ADD7		
ADD6		
ADD5		
ADD4	LUT Address	When "ADD[$9:8$] = $1:1$ ",
ADD3	256 address = 00h - FFh	ADD[7:0] must be set to 00h.
ADD2		
ADD1		
ADD0		



NL256204AM15-04A

Table5: Data table (DATA15 to DATA0: 16-bit)

DATA	DATA name	Parameter	Remarks
DATA15	Dummy		
DATA14	Dummy		
DATA13	Dummy	Dummy Data	
DATA12	Dummy	Must be set to "0".	-
DATA11	Dummy		
DATA10	Dummy		
DATA9	DATA9	[MSB]	
DATA8	DATA8		
DATA7	DATA7		
DATA6	DATA6		
DATA5	DATA5	10-bit LUT Data	
DATA4	DATA4	000h - 3FFh	
DATA3	DATA3		
DATA2	DATA2		
DATA1	DATA1		
DATA0	DATA0	[LSB]	

Table6: Gamma correction table (DATA15 to DATA0: 16-bit)

DATA	DATA name	Parameter	Remarks
DATA15	Dummy		
DATA14	Dummy		
DATA13	Dummy		
DATA12	Dummy		
DATA11	Dummy		
DATA10	Dummy	Dummy Data	
DATA9	Dummy	Must be set to "0".	-
DATA8	Dummy	widst be set to 0.	
DATA7	Dummy		
DATA6	Dummy		
DATA5	Dummy		
DATA4	Dummy		
DATA3	Dummy		
DATA2	GAM2	[MSB]	
DATA1	GAM1	GMA Data	See Table7.
DATA0	GAM0	[LSB]	

Table7: Control code GAM[2:0]

GMA2	GMA1	GMA0	Function	
0	0	0	No correction (Initial setting)	
0	0	1	Correction according to the LUT Data.	Note1

^{*}Other combinations are prohibited, and may cause function error.

Note1: Initial setting of the LUT is undefined data. The LUT should be enabled by setting of the GMA after writing the LUT data in all the 256 addresses, in order to avoid undefined data display.

Note2: Transfer the data every power-on, because the LUT data isn't stored in the LCD module.

Note3: As writing and reading the LUT data, a noise may appear on the display image. In order to prevent the noise appearing on the display, following measures should be performed.


- (1) The LUT data should be rewritten during invalid period of pixel data (See "4.9 INPUT SIGNAL TIMINGS".).
 - (2) The LUT data should be rewritten when the Gamma Correction is OFF (GMA[2:0] = 000).



NL256204AM15-04A

4.14 LUT SERIAL COMMUNICATION TIMINGS

(1) Timing chart






NL256204AM15-04A

(2) Timing specifications

Parameter	Symbol	min.	typ.	max.	Unit	Remarks
SCLK Frequency	1/Tsck	-	-	5	MHz	-
SCLK Pulse	Twsck	50	ı	ı	ns	-
SDAT-SCLK Setup Time	Tds	50	ı	-	ns	-
SDAT-SCLK Hold Time	Tdh	50	-	-	ns	-
CSR/CSL-SCLK Setup Time	Tes	50	ı	-	ns	-
CSR/CSL-SCLK Hold Time	Tch	50	-	-	ns	_



Note1: During the serial communication mode, the display noise may appear because of rewriting the data. To avoid this, rewrite the LUT data when the pixel data is invalid or the Gamma Correction is OFF (GMA[2:0] = 000). The external noise may cause the data change, refresh the data regularly according to need.



NL256204AM15-04A


4.15 OPTICS

4.15.1 Optical characteristics

(Note1, Note2)

☆


Parameter		Condition	Symbol	min.	typ.	max.	Unit	Measuring instrument	Remarks
Luminance		White at center $\theta R = 0^{\circ}$, $\theta L = 0^{\circ}$, $\theta U = 0^{\circ}$, $\theta D = 0^{\circ}$	L	650	850	-	cd/m ²	BM-5A or SR-3	-
Contrast ratio		White/Black at center $\theta R = 0^{\circ}, \theta L = 0^{\circ}, \theta U = 0^{\circ}, \theta D = 0^{\circ}$	CR	600	900	1	1	BM-5A or SR-3	Note3
Luminance uniformity		White $\theta R = 0^{\circ}, \theta L = 0^{\circ}, \theta U = 0^{\circ}, \theta D = 0^{\circ}$	LU	-	1.1	1.3	ı	BM-5A or SR-3	Note4
Chromaticity W	White	x coordinate	Wx	0.250	0.280	0.310 -		SR-3	Note5
Cilioniaticity	Willie	y coordinate	Wy	0.274	0.304	0.334	-	SK-3	Notes
D		Black to White	Ton	-	15	25	ms	BM-5A	Note6
Response time	,	White to Black	Toff	-	15	25	ms	DIVI-JA	Note7
R	Right	$\theta U = 0^{\circ}, \theta D = 0^{\circ}, CR \ge 10$	θR	70	88	-	0		
Viewing angle	Left	$\theta U = 0^{\circ}, \ \theta D = 0^{\circ}, \ CR \ge 10$	θL	70	88	-	0	EZ	Note8
viewing angle	Up	$\theta R = 0^{\circ}, \theta L = 0^{\circ}, CR \ge 10$	θU	70	88	1	0	Contrast	Notes
D	Down	$\theta R = 0^{\circ}, \theta L = 0^{\circ}, CR \ge 10$	θD	70	88	-	0		




Note2: Measurement conditions are as follows.

Ta=25°C, VDD=12V, VDDB=12V, Luminance control = maximum, Display mode: QSXGA, Horizontal cycle=1/123.9 kHz, Vertical cycle = 1/60.0 Hz

Optical characteristics are measured at luminance saturation 20minutes after the product works in the dark room. Also measurement methods are as follows.





Note3: See "4.15.2 Definition of contrast ratio".

Note4: See "4.15.3 Definition of luminance uniformity".

Note5: These coordinates are found on CIE 1931 chromaticity diagram.

Note6: Product surface temperature: TopF=36°C

Note7: See "4.15.4 Definition of response times".

Note8: See "4.15.5 Definition of viewing angles".



Global LCD Panel Exchange Center

NL256204AM15-04A

4.15.2 Definition of contrast ratio


The contrast ratio is calculated by using the following formula.

4.15.3 Definition of luminance uniformity

The luminance uniformity is calculated by using following formula.


$$Luminance uniformity (LU) = \frac{Maximum luminance from ① to ⑤}{Minimum luminance from ① to ⑥}$$

The luminance is measured at near the 5 points shown below.




4.15.4 Definition of response times

Response time is measured at the time when the luminance changes from "black" to "white", or "white" to "black" on the same screen point, by photo-detector. Ton is the time when the luminance changes from 10% up to 90%. Also Toff is the time when it takes the luminance changes from 90% down to 10% (See the following diagram.).



4.15.5 Definition of viewing angles







5. ESTIMATED LUMINANCE LIFETIME

The luminance lifetime is the time from initial luminance to half-luminance.

This lifetime is the estimated value, and is not guarantee value.

	Condition	Luminance lifetime (MTTF) Note1, Note2	Unit
Module	25°C (Ambient temperature of the product) Maximum luminance, Continuous operation	45,000	h
Wioduic	55°C (Surface temperature at screen center) Maximum luminance, Continuous operation	30,000	h
Cold cathode fluorescent lamp	25°C (Ambient temperature of the lamp) Continuous operation, IBL=3.2mArms	50,000	h



☆

Note1: MTTF is mean time to half-luminance.

Note2: In case the product works under low temperature environment, the lifetime becomes short.






6. RELIABILITY TESTS

Tes	st item	Condition	Judgment Note1		
	ture and humidity eration)	① 60 ± 2°C, RH = 60%, 240hours ② Display data is white.			
	at cycle eration)	① 0 ± 3°C1hour 55 ± 3°C1hour ② 50cycles, 4hours/cycle ③ Display data is white.	No display malfunctions		
	nal shock operation)	 -20 ± 3°C30minutes 60 ± 3°C30minutes 100cycles, 1hour/cycle Temperature transition time is within 5 minutes. 	60,		
	oration operation)	 5 to 100Hz, 11.76m/s² 1 minute/cycle X, Y, Z directions 10 times each directions 	No display malfunctions		
	nical shock operation)	 ① 294m/ s², 11ms ② X, Y, Z directions ③ 3 times each directions 	No physical damages		
	ESD eration)	 ① 150pF, 150Ω, ±10kV ② 9 places on a panel surface Note2 ③ 10 times each places at 1 sec interval 	No display malfunctions		
Dust (Operation)		 ① Sample dust: No.15 (by JIS-Z8901) ② 15 seconds stir ③ 8 times repeat at 1 hour interval 	ivo dispiay manunctions		
Lowers	Non-operation	① 15 kPa (Equivalent to altitude 13,600m) ② -20°C±3°C24 hours ③ +60°C±3°C24 hours	No display malfunctions		
Low pressure			No display malfunctions		

Note1: Display and appearance are checked under environmental conditions equivalent to the inspection conditions of defect criteria.

Note2: See the following figure for discharge points







7. PRECAUTIONS

7.1 MEANING OF CAUTION SIGNS

The following caution signs have very important meaning. Be sure to read "7.2 CAUTIONS" and "7.3 ATTENTIONS"!



This sign has the meaning that a customer will be injured or the product will sustain damage if the customer practices wrong operations.



This sign has the meaning that a customer will get an electrical shock, if the customer practices wrong operations.



This sign has the meaning that a customer will be injured if the customer practices wrong operations.

7.2 CAUTIONS



* Do not touch the working backlight. There is a danger of an electric shock.



- * Do not touch the working backlight. There is a danger of burn injury.
- * Do not shock and press the LCD panel and the backlight! There is a danger of breaking, because they are made of glass. (Shock: Equal to or no greater than 294m/s² and equal to or no greater than 11ms, Pressure: Equal to or no greater than 19.6N (\$\phi\$16mm jig))

7.3 ATTENTIONS **1**

7.3.1 Handling of the product


- ① Take hold of both ends without touching the circuit board when the product (LCD module) is picked up from inner packing box to avoid broken down or misadjustment, because of stress to mounting parts on the circuit board.
- ② Do not hook nor pull cables such as lamp cable, and so on, in order to avoid any damage.
- 3 When the product is put on the table temporarily, display surface must be placed downward.
- 4 When handling the product, take the measures of electrostatic discharge with such as earth band, ionic shower and so on, because the product may be damaged by electrostatic.
- ⑤ The torque for product mounting screws must never exceed 0.45 N·m. Higher torque might result in distortion of the bezel.



NL256204AM15-04A


® When the product is installed, use the mounting holes. The product is very sensitive to a stress (such as bend or twist). A stress added by installation to any portion cause display mura. Do not add a stress to any portion (such as bezel flat area).

Recommended installing method: An ideal plane that is defined by datum point and mounting holes is to be the same plane within ± 0.3 mm.



(In case of twisting such as below figure)

Total amount of displacement must never exceed 0.5mm.



- ⑦ Do not press or rub on the sensitive product surface. When cleaning the product surface, wipe it with a soft dry cloth.
- Do not push nor pull the interface connectors while the product is working.
- When handling the product, use of an original protection sheet on the product surface (polarizer) is recommended for protection of product surface. Adhesive type protection sheet may change color or characteristics of the polarizer.
- ① Usually liquid crystals don't leak through the breakage of glasses because of the surface tension of thin layer and the construction of LCD panel. But, if you contact with liquid crystal by any chance, please wash it away with soap and water.

7.3.2 Environment

- ① Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive gases. Keep the product in packing box with antistatic pouch in room temperature to avoid dusts and sunlight, when storing the product.
- ② In order to prevent dew condensation occurred by temperature difference, the product packing box must be opened after enough time being left under the environment of an unpacking room. Evaluate the storage time sufficiently because dew condensation is affected by the environmental temperature and humidity. (Recommended leaving time: 6 hours or more with the original packing state after a customer receives the package)



NL256204AM15-04A

- 3 Do not operate in high magnetic field. If not, circuit boards may be broken.
- 4 This product is not designed as radiation hardened.

7.3.3 Characteristics

The following items are neither defects nor failures.

- ① Response time, luminance and color may be changed by ambient temperature.
- ② Display mura, flickering, vertical streams or tiny spots may be observed depending on display patterns.
- ③ Optical characteristics (e.g. luminance, display uniformity, etc.) gradually is going to change depending on operating time, and especially low temperature, because the LCD has cold cathode fluorescent lamps.
- ④ Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen saver, if the fixed pattern is displayed on the screen.
- (5) The display color may be changed depending on viewing angle because of the use of condenser sheet in the backlight.
- ⑥ Optical characteristics may be changed depending on input signal timings.
- The interference noise between input signal frequency for this product's signal processing board and luminance control frequency of the inverter may appear on a display. Set up luminance control frequency of the inverter so that the interference noise does not appear.
- (3) After the product is stored under condition of low temperature or dark place for a long time, the cold cathode fluorescent lamp may not be turned on under the same condition because of the general characteristic of cold cathode fluorescent lamp. In addition, when Luminance control ratio is low in pulse width modulation method inverter, the lamp may not be turned on. In this case, power should be supplied again.

7.3.4 Others

- ① All GND and VCC terminals should be used without any non-connected lines.
- ② Do not disassemble a product or adjust variable resistors.
- ③ See "REPLACEMENT MANUAL FOR BACKLIGHT UNIT", when replacing backlight lamps.
- 4 Pack the product with the original shipping package, in order to avoid any damages during transportation, when returning the product to NEC for repairing and so on.
- (5) The LCD module by itself or integrated into end product should be packed and transported with display in the vertical position. Otherwise the display characteristics may be degraded.
- The information of China RoHS directive six hazardous substances or elements in this product is as follows.

China RoHS directive six hazardous substances or elements							
Lead (Pb)	Mercury (Hg)	Cadmium (Cd)	Hexavalent Chromium (Cr VI)	Polybrominated Biphenys (PBB)	Polybrominated Biphenyl Ethers (PBDE)		
×	×	0	0	0	0		

- Note1: (): This indicates that the poisonous or harmful material in all the homogeneous materials for this part is equal or below the limitation level of SJ/T11363-2006 standard regulation.
 - X: This indicates that the poisonous or harmful material in all the homogeneous materials for this part is above the limitation level of SJ/T11363-2006 standard regulation.

