# 2:1 MIPI D-PHY (1.5 Gbps) 4-Data Lane Switch

The NL3HS644 is a 4-data lane MIPI, D-PHY switch. This single-pole double-throw (SPDT) switch is optimized for switching between 2 high-speed or low-power MIPI sources. The NL3HS644 is designed for MIPI specifications and allows connection to a CSI or DSI module.

### Features

- Operating Supply:  $V_{CC} = 1.65 \text{ V to } 4.5 \text{ V}$
- Switch Signal Range: 0 to V<sub>CC</sub>
- Signal Types: MIPI, D–PHY
- ON-Resistance:
  - $R_{ON} = 8 \Omega$  (Typ) HS MIPI
- R<sub>ON</sub> = 7.9 Ω (Typ) LP MIPI
  ON–Resistance Mismatch:
- $\Delta R_{ON} = 0.09 \ \Omega \ (Typ) \ HS \ MIPI \\ \Delta R_{ON} = 0.17 \ \Omega \ (Typ) \ LP \ MIPI$
- ON Resistance Flatness:  $R_{ON_{FLAT}} = 0.03 \ \Omega$  (Typ) HS MIPI  $R_{ON_{FLAT}} = 0.46 \ \Omega$  (Typ) LP MIPI
- Supply Current:  $I_{CC} = 55 \ \mu A \ (Max)$
- Hi–Z Supply Current:  $I_{CCZ} = 5 \mu A (Max)$
- Off–Isolation:  $O_{IRR} = -27 \text{ dB} (Typ)$
- Crosstalk:  $X_{TALK} = -28 \text{ dB} (Typ)$
- Bandwidth: BW = 1,050 MHz (Typ)
- Channel to Channel Skew:  $t_{SK} = 63 \text{ ps} (\text{Typ})$
- ON Capacitance:  $C_{ON} = 12.6 \text{ pF}$
- 36–Ball WLCSP Package, 2.36 mm x 2.36 mm
- This device is Pb–Free, Halogen–Free/BFR–Free and are RoHS–Compliant



# **ON Semiconductor®**

www.onsemi.com



WLCSP36 FC SUFFIX CASE 567LR

### MARKING DIAGRAM



XXXXXX = Device Code A = Assembly Location WL = Wafer Lot Y = Year

WW = Work Week

= Pb–Free Package

### ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 8 of this data sheet.





Figure 1. Typical Application – Mobile Phone

### FUNCTION TABLE

| ŌĒ | SEL | FUNCTION   |
|----|-----|--|
| L  | L   | CLKP = CLKAP, CLKN = CLKAN, DnP = DAnP, DnN = DAnN                     |
| L  | Н   | CLKP = CLKBP, CLKN = CLKBN, DnP = DBnP, DnN = DBnN                     |
| Н  | Х   | CLKAP/CLKAN, CLKBP/CLKBN, DAnP/DAnN, DBnP/DBnN Ports at High Impedance |






Figure 3. Pinout (Top Through View)

Figure 2. Block Diagram

#### **PIN ASSIGNMENT**

Pin Name Ball Description CLKP / CLKN A2 / A1 Common Clock Path D1P/D1N B2 / B1 Common Data Path 1 D2P / D2N C2/C1 Common Data Path 2 D2 / D1 D3P / D3N Common Data Path 3 D4P / D4N E2 / E1 Common Data Path 4 CLKAP / CLKAN A3 / B3 A-Side Clock Path DA1P / DA1N A4 / B4 A-Side Data Path 1 DA2P / DA2N A5 / A6 A-Side Data Path 2 DA3P / DA3N B5 / B6 A-Side Data Path 3 DA4P / DA4N C5 / C6 A-Side Data Path 4 CLKBP / CLKBN D6 / D5 **B-Side Clock Path** DB1P / DB1N E6 / E5 B-Side Data Path 1 DB2P / DB2N F6 / F5 B-Side Data Path 2 DB3P / DB3N E4 / F4 B-Side Data Path 3 E3 / F3 DB4P / DB4N B-Side Data Path 4 SEL F2 Control Pin SEL = L: CLKP = CLKAP, CLKN = CLKAN, DnP = DAnP, DnN = DAnN CLKP = CLKBP, CLKN = CLKBN, DnP = DBnP, DnN = DBnN SEL = H: ŌĒ F1 **Output Enable** VCC C4 Power GND D3 Ground NC C3 / D4 No Connect

### MAXIMUM RATINGS

| Symbol           | Rating                                    | Value                         | Unit |
|------------------|---|-------------------------------|------|
| V <sub>CC</sub>  | Positive DC Supply Voltage                | -0.5 to +5.5                  | V    |
| V <sub>IS</sub>  | Analog Input Voltage                      | –0.5 to V <sub>CC</sub> + 0.5 | V    |
| V <sub>IN</sub>  | Digital Control Input Voltage (SEL or OE) | -0.5 to +5.5                  | V    |
| I <sub>OS</sub>  | Switch Output Current                     | 50                            | mA   |
| I <sub>IOK</sub> | Switch Input/Output Diode Current         | -50                           | mA   |
| I <sub>IK</sub>  | Control Input Diode Current               | ±50                           | mA   |
| Ts               | Storage Temperature                       | -65 to +150                   | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### **RECOMMENDED OPERATING CONDITIONS**

| Symbol          | Parameter  |      | Max             | Unit |
|-----------------|--|------|-----------------|------|
| V <sub>CC</sub> | Positive DC Supply Voltage                                       | 1.65 | 4.5             | V    |
| V <sub>IS</sub> | Switch Input / Output Voltage                                    |      |                 | V    |
|                 | HS Mode  | 0.1  | 0.3             |      |
|                 | LP Mode  | 0    | 1.2             |      |
| V <sub>IN</sub> | Digital Control Input Voltage (SEL or $\overline{OE}$ ) (Note 1) | GND  | V <sub>CC</sub> | V    |

1. Control input must be held High or Low. It must not float.

### DC ELECTRICAL CHARACTERISTICS

Voltages referenced to GND. All typical values are at  $T_A = 25^{\circ}C$  unless otherwise specified.

|                         |                           |  |                     | T <sub>A</sub> = −40°C to +85°C |      | -85°C |      |
|-------------------------|---------------------------|--|---------------------|---------------------------------|------|-------|------|
| Symbol                  | Parameter                 | Condition                                  | V <sub>CC</sub> (V) | Min                             | Тур  | Max   | Unit |
| DIGITAL CO              | NTROL SECTION (SEL or OE) |  |                     |                                 |      | -     |      |
| V <sub>IK</sub>         | Clamp Diode Voltage       | I <sub>IN</sub> = -18 mA                   | 2.8                 |                                 |      | -1.2  | V    |
| V <sub>IH</sub>         | Input Voltage High        |  | 1.65 – 4.5          | 1.0                             |      |       | V    |
| V <sub>IL</sub>         | Input Voltage Low         |  | 1.65 – 4.5          |                                 |      | 0.4   | V    |
| I <sub>IN</sub>         | Input Leakage Current     | $V_{IN} = 0 V \text{ to } V_{CC}$          | 1.65 – 4.5          |                                 |      | ±100  | nA   |
| SWITCHES                |                           |  |                     |                                 |      |       |      |
| R <sub>ON_MIPI_</sub>   | Switch ON Resistance      | $I_{ON} = -10 \text{ mA}, \overline{OE} =$ | 1.8                 |                                 | 9    | 12    | Ω    |
| HS                      | for HS MIPI Applications  | 0 V, SEL = $V_{CC}$ or 0 V,                | 2.5                 |                                 | 8    | 9     |      |
|                         | (Note 2)                  | CLKA, CLKB, DBn or                         | 3.6                 |                                 | 8    | 9     |      |
|                         |                           | DAn = 0.1, 0.2, 0.3 V                      | 4.5                 |                                 | 8    | 9     |      |
| R <sub>ON_MIPI_LP</sub> | Switch ON Resistance      | $I_{ON} = -10 \text{ mA}, \overline{OE} =$ | 1.8                 |                                 | 9.5  | 12    | Ω    |
|                         | for LP MIPI Applications  | 0 V, SEL = $V_{CC}$ or 0 V,                | 2.5                 |                                 | 8.5  | 10    |      |
|                         | (Note 2)                  | CLKA, CLKB, DBn or                         | 3.6                 |                                 | 7.9  | 9     |      |
|                         |                           | DAn = 0, 0.6, 1.2 V                        | 4.5                 |                                 | 7.6  | 9     |      |
| $\Delta R_{ON_{-}}$     | ON Resistance Matching    | I <sub>ON</sub> = -10 mA, <del>OE</del> =  | 1.8                 |                                 | 0.02 |       | Ω    |
| MIPI_HS                 | Between HS MIPI           | 0 V, SEL = $V_{CC}$ or 0 V,                | 2.5                 |                                 | 0.09 |       | 1    |
|                         | Channels (Note 3)         | CLKA, CLKB, DBn or                         | 3.6                 |                                 | 0.09 |       | 1    |
|                         |                           | DAn = 0.1, 0.2, 0.3 V                      | 4.5                 |                                 | 0.08 |       | 1    |

2. Measured by the voltage drop between A and B pins at the indicated current through the switch. ON resistance is determined by the lower of the voltage on the two (A or B ports).

3. Guaranteed by characterization.

#### DC ELECTRICAL CHARACTERISTICS

Voltages referenced to GND. All typical values are at  $T_A = 25^{\circ}C$  unless otherwise specified.

|  |  |  |                     | T <sub>A</sub> = −40°C to +85°C |      |      |      |
|--|--|--|---------------------|---------------------------------|------|------|------|
| Symbol   | Parameter  | Condition  | V <sub>CC</sub> (V) | Min                             | Тур  | Max  | Unit |
| SWITCHES                                       |  |  |                     |                                 | •    | •    | •    |
| $\Delta R_{ON}$                                | ON Resistance Matching                           | I <sub>ON</sub> = -10 mA, <del>OE</del> =  | 1.8                 |                                 | 0.17 |      | Ω    |
| MIPI_LP  | Between LP MIPI                                  | 0 V, SEL = $V_{CC}$ or 0 V,  | 2.5                 |                                 | 0.12 |      |      |
|  | Channels (Note 3)                                | CLKA, CLKB, DBn or   | 3.6                 |                                 | 0.17 |      |      |
|  |  | DAn = 0, 0.6, 1.2 V  | 4.5                 |                                 | 0.09 |      |      |
| R <sub>ON_FLAT_</sub>                          | ON Resistance Flatness                           | I <sub>ON</sub> = -10 mA, <del>OE</del> =  | 1.8                 |                                 | 0.23 |      | Ω    |
| MIPI_HS  | for HS MIPI Channels                             | 0 V, SEL = $V_{CC}$ or 0 V,  | 2.5                 |                                 | 0.11 |      |      |
|  | (Note 3)   | CLKA, CLKB, DBn or   | 3.6                 |                                 | 0.03 |      |      |
|  |  | DAn = 0.1, 0.2, 0.3 V  | 4.5                 |                                 | 0.02 |      |      |
| R <sub>ON_FLAT_</sub>                          | ON Resistance Flatness                           | I <sub>ON</sub> = –10 mA, <del>OE</del> =  | 1.8                 |                                 | 2.09 |      | Ω    |
| MIPI_LP  | for LP MIPI Channels                             | 0 V, SEL = $V_{CC}$ or 0 V,  | 2.5                 |                                 | 1.19 |      |      |
|  | (Note 3)   | CLKA, CLKB, DBn or   | 3.6                 |                                 | 0.46 |      |      |
|  |  | DAn = 0, 0.6, 1.2 V  | 4.5                 |                                 | 0.08 |      |      |
| I <sub>NO(OFF)</sub> ,<br>I <sub>NC(OFF)</sub> | OFF Leakage Current<br>(CLKAn, DAn, CLKBn, DBn)  | CLKn, Dn = 0.3 V, V <sub>CC</sub> - 0.3 V,<br>CLKAn, DAn, or CLKBn; DBn =<br>$V_{CC}$ - 0.3 V, 0.3 V or Floating;<br>$\overline{OE}$ = 0 V | 1.65 – 4.5          |                                 |      | ±100 | nA   |
| I <sub>A(ON)</sub>                             | ON Leakage Current of<br>Common Ports (CLKn, Dn) | CLKn, Dn = 0.3 V, V <sub>CC</sub> - 0.3 V,<br>CLKAn, DAn, or CLKBn; DBn =<br>$V_{CC}$ - 0.3 V, 0.3 V or Floating;<br>$\overline{OE}$ = 0 V | 1.65 – 4.5          |                                 |      | ±100 | nA   |
| VIK  | Clamp Diode Voltage                              | I <sub>IN</sub> = -18 mA   | 2.8                 |                                 |      | -1.2 | V    |
| I <sub>OZ</sub>                                | Off-State Leakage Current                        | $0 \le CLKn, Dn, CLKAn, CLKBn, DAn, DBn \le 3.6 V; \overline{OE} = High$   | 4.5                 |                                 |      | ±100 | nA   |

#### SUPPLY CURRENTS

| Iccz             | Quiescent Hi–Z Supply<br>Current               | $V_{IN} = 0$ or $V_{CC}$ , $I_{OUT} = 0$       | 4.5        |     | 0.5 | μΑ |
|------------------|--|--|------------|-----|-----|----|
| I <sub>CC</sub>  | Quiescent Supply Current                       | $V_{IN} = 0 \text{ or } V_{CC}, I_{OUT} = 0$   | 2.5 to 4.5 |     | 55  | μΑ |
|                  |  |  | 1.8        |     | 30  |    |
| I <sub>CCT</sub> | Increase in I <sub>CC</sub> Current per        | V <sub>SEL</sub> , V( <del>OE</del> ) = 1.65 V | 4.5        |     | 4.0 | μΑ |
|                  | Control Voltage and $\mathrm{V}_{\mathrm{CC}}$ |  | 2.5        | 0.1 | 1.0 |    |

Measured by the voltage drop between A and B pins at the indicated current through the switch. ON resistance is determined by the lower of the voltage on the two (A or B ports).
 Guaranteed by characterization.

|                   |  |   |                     | T <sub>A</sub> = −40°C to +85°C |      |     |      |
|-------------------|--|---|---------------------|---------------------------------|------|-----|------|
| Symbol            | Parameter                              | Condition   | V <sub>CC</sub> (V) | Min                             | Тур  | Max | Unit |
| t <sub>INIT</sub> | Initialization Time                    | $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, $V_{IS}$ = 1.2 V  | 2.5 to 4.5          | 100                             |      |     | μs   |
|                   | V <sub>CC</sub> to Output (Notes 4, 5) | Figure 4  | 1.8                 | 150                             |      |     |      |
| t <sub>EN</sub>   | Enable Turn–On Time                    | ${\sf R}_{\sf L}$ = 50 $\Omega$ , ${\sf C}_{\sf L}$ = 5 pF, ${\sf V}_{\sf IS}$ = 1.2 V  | 2.5 to 4.5          |                                 | 120  | 200 | μs   |
|                   | OE to Output                           | Figure 5  | 1.8                 |                                 | 250  | 500 |      |
| t <sub>DIS</sub>  | Disable Turn-Off Time                  | ${\sf R}_{\sf L}$ = 50 $\Omega$ , ${\sf C}_{\sf L}$ = 5 pF, ${\sf V}_{\sf IS}$ = 1.2 V  | 2.5 to 4.5          |                                 | 25   | 50  | ns   |
|                   | OE to Output                           | Figure 5  | 1.8                 |                                 | 50   | 90  |      |
| t <sub>ON</sub>   | Turn–On Time                           | ${\sf R}_{\sf L}$ = 50 $\Omega$ , ${\sf C}_{\sf L}$ = 5 pF, ${\sf V}_{\sf IS}$ = 1.2 V  | 2.5 to 4.5          |                                 | 50   | 100 | ns   |
|                   | SEL to Output                          | Figure 5  | 1.8                 |                                 | 75   | 125 |      |
| t <sub>OFF</sub>  | Turn–Off Time                          | $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, $V_{IS}$ = 1.2 V  | 2.5 to 4.5          |                                 | 50   | 200 | ns   |
|                   | SEL to Output                          | Figure 5  | 1.8                 |                                 | 200  | 325 |      |
| t <sub>BBM</sub>  | Break–Before–Make Time                 | $R_L$ = 50 $\Omega,C_L$ = 5 pF, $V_{IS}$ = 1.2 V Figure 6   |                     | 10                              | 50   |     | ns   |
| O <sub>IRR</sub>  | Off–Isolation for MIPI (Note 4)        | $\begin{array}{l} R_{L} = 50 \; \Omega,  f = 750 \; MHz,  \overline{OE} = \\ V_{CC},  V_{IS} = -1 \; dBm \; (200 \; mV_{PP}) \end{array}$ | 1.65 to 4.5         |                                 | -27  |     | dB   |
| X <sub>TALK</sub> | Crosstalk for MIPI (Note 4)            | $R_L = 50 \Omega$ , f = 750 MHz,<br>V <sub>IS</sub> = -1 dBm (200 mV <sub>PP</sub> )  | 1.65 to 4.5         |                                 | -28  |     | dB   |
| BW                | -3 dB Bandwidth (Note 4)               | $R_{L} = 50 \ \Omega, \ C_{L} = 0 \ pF$   | 3.0                 | 900                             | 1050 |     | MHz  |
| S <sub>DD21</sub> | Differential Data Rate                 | Inter-Operability Data Rate   | 3.0                 |                                 | 1.5  |     | Gbp  |

### AC ELECTRICAL CHARACTERISTICS All typical values are for V<sub>CC</sub> = 3.3 V at T<sub>A</sub> = 25°C unless otherwise specified.

Guaranteed by characterization.
 Wait time required after V<sub>CC</sub> power–up to operating level before data access is valid.

### HIGH SPEED-RELATED AC ELECTRICAL CHARACTERISTICS

|                    |  |   |                     | T <sub>A</sub> = −40°C to +85°C |     |     |      |
|--------------------|--|---|---------------------|---------------------------------|-----|-----|------|
| Symbol             | Parameter  | Condition   | V <sub>CC</sub> (V) | Min                             | Тур | Max | Unit |
| t <sub>SK(O)</sub> | Channel-to-Channel<br>Single-Ended Skew (Note 6)         | TDR-Based Method ( $V_{IS} = 0.2 V_{PP}, C_L = C_{ON}$ ) Figure 7 | 3.3                 |                                 | 63  | 67  | ps   |
| t <sub>SK(P)</sub> | Skew of Opposite Transitions of the Same Output (Note 6) | TDR-Based Method $(V_{IS} = 0.2 V_{PP}, C_L = C_{ON})$ Figure 8   | 3.3                 |                                 | 17  | 31  | ps   |

6. Guaranteed by characterization.

### CAPACITANCE

|                  |                               |  |                     | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ |      |     |      |
|------------------|-------------------------------|--|---------------------|--|------|-----|------|
| Symbol           | Parameter                     | Condition  | V <sub>CC</sub> (V) | Min                                    | Тур  | Max | Unit |
| C <sub>IN</sub>  | Control Pin Input Capacitance | V <sub>CC</sub> = 0 V, f = 1 MHz   | 3.3                 |  | 14.9 |     | pF   |
| C <sub>ON</sub>  | Out ON Capacitance            | $V_{CC} = 3.3 \text{ V}, \overline{OE} = 0 \text{ V}, \text{ f} = 1 \text{ MHz}$ | 3.3                 |  | 12.6 |     | pF   |
| C <sub>OFF</sub> | Out OFF Capacitance           | $V_{CC}$ = 3.3 V, $\overline{OE}$ = 3.3 V, f = 1 MHz                             | 3.3                 |  | 7.4  |     | pF   |

### **Timing Diagrams**







Figure 4. t<sub>INIT</sub>, Initialization Time













Figure 6. t<sub>BBM</sub>, Break-Before-Make Time

t<sub>BBM</sub>





### Eye Diagrams






Figure 9. D-PHY HS 1.5 Gbps with Eye Mask






#### **DEVICE ORDERING INFORMATION**

| Device Order Number                 | Device Code | Package Type               | Tape & Reel Size $^{\dagger}$ |
|-------------------------------------|-------------|----------------------------|-------------------------------|
| NL3HS644FCTAG                       | 3HS644      | 36-ball WLCSP<br>(Pb-Free) | 3000 / Tape & Reel            |
| NL3HS644BFCTAG<br>(Backside Coated) | HS644B      | 36-ball WLCSP<br>(Pb-Free) | 3000 / Tape & Reel            |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# PACKAGE DIMENSIONS



ON Semiconductor and the i are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative