

NM29N16 www.datasheet4u.16 MBit (2M x 8 Bit) CMOS NAND FLASH E2PROM


General Description

The NM29N16 is a 16 Mbit (2 Mbyte) NAND FLASH. The device is organized as an array of 512 blocks, each consisting of 16 pages. Each page contains 264 bytes. All commands and data are sent through eight I/O pins. To read data, a page is first transferred out of the array to an on-chip buffer. Sending successive read pulses (RE low) reads out successive bytes of data. The erase operation is implemented in either a single block (4 kbytes) or on multiple blocks at the same time. Programming the device requires sending address and data information to the on-board buffer and then issuing the program command. Typical program time for 264 bytes is 400 µs. All erase and program operations are internally timed.

The NM29N16 incorporates a number of features that make it ideal for portable applications requiring high density storage. These features include single 5V operation, high read/ write endurance (250k cycle), and low current operation (15 mA during reads). The device comes in a TSOP Type II package which meets the requirements of PCMCIA cards. The NM29N16 is suited for numerous applications such as Solid State Drives (SSD), Audio Recording, and Image Storage for digital cameras.

Features


- \blacksquare Single 5V $\pm\,10\,\%$ power supply
- Write/Erase endurance of 250,000 cycles, target of 1.000.000 cvcles
- Fast Erase/Program Times - Average Program Time of 400 µs/264 bytes - Typical Block Erase Time of 6 ms
- Organized as 512 blocks, each consisting of 16 pages of 264 bytes
 - Read/Program in pages of 264 bytes
- Erase in Blocks of 4 kbytes High Performance Read Access times
 - Initial 25 us page transfer
 - Sequential 80 ns access
- Low Operating Current (typical) Typical Read current of 15 mA
- Typical Program current of 40 mA
- Typical Erase current of 20 mA
- Standby current less than 100 µA (CMOS)
- Command Register for Mode Control: – Read -Reset
- Auto Page Program -Suspend/Resume -Status Read
- Auto Block Erase
- 400 mil TSOP Type II Package
- JEDEC standard pinout



© 1996 National Semiconductor Corporation TL/D/11915 RRD-B30M56/Printed in U. S. A

NM29N16 16 MBit (2M x 8 Bit) CMOS NAND FLASH E2PROM

February 1996



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Power Supply (V_{CC}) -0.6V to 7.0V

	Power Supply (V _{CC})	-0.67 10 7.07
	Input Voltage (V _{IN})	-0.6V to 7.0V
www.datasheet4	u.clnput/Output Voltage (VI/O)	$-0.6V$ to V_CC $\pm 0.5V$ (${\leq}7V)$
	Power Dissipation (P _D)	0.5W
	Soldering Temperature (T _{solder}) (10 seconds) 260°C
	Storage Temperature (T _{stg})	-55°C to 150°C
	Operating Temperature (Topr)	0°C to 70°C

Recommended Operating Conditions

	Min	Тур	Max	Units
Power Supply (V _{CC})	4.5	5.0	5.5	V
High Level Input Voltage (VIH)	2.4		V_{CC} + 0.5	V
Low Level Input Voltage (VIL)	-0.3*		0.8	V
* -2V (Pulse Width < 20 ns)				

DC Operating Characteristics ($T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5V \pm 10\%$)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
ILI	Input Leakage Current	$V_{IN} = 0V$ to V_{CC}				±10	μA
I _{LO}	Output Leakage Current	$V_{OUT} = 0.4V$ to			±10	μA	
I _{CC01}	Operating Current (Serial Read)	$\overline{CE} = V_{IL}$	$\overline{CE} = V_{IL}$ $t_{CYCLE} = 80 \text{ ns}$		15	30	mA
I _{CC02}	Operating Current (Serial Read)	I _{OUT} = 0 mA	$t_{CYCLE} = 1 \ \mu s$			5	mA
I _{CC03}	Operating Current (Command Input)	t _{CYCLE} = 80 ns			15	30	mA
I _{CC04}	Operating Current (Data Input)	t _{CYCLE} = 80 ns			50	70	mA
I _{CC05}	Operating Current (Address Input)	t _{CYCLE} = 80 ns			15	30	mA
I _{CC06}	Operating Current (Register Read)	t _{CYCLE} = 80 ns			15	30	mA
I _{CC07}	Programming Current				40	60	mA
I _{CC08}	Erasing Current				20	40	mA
I _{CCS1}	Standby Current	$\overline{CE} = V_{IH}$				1	mA
I _{CCS2}	Standby Current	$\overline{CE} = V_{CC} - 0.2$	2V			100	μA
V _{OH}	V _{OH} High Level Output Voltage I _{OH}			2.4			V
V _{OL}	Low Level Output Voltage	I _{OL} = 2.1 mA				0.4	V
IOL ^(R/B)	Output Current of (R/\overline{B}) Pin	$V_{OL} = 0.4V$			10		mA

Pin Functions

The NM29N16 is a sequential access memory which utilizes time sharing input of address and data information.

Command Latch Enable: CLE The CLE input signal is used to control the input of commands into the internal command register. The command is latched into the command register from the I/O port at the rising edge of the $\overline{\text{WE}}$ signal while CLE is high.

Address Latch Enable: ALE The ALE signal is used to control the input of either address information or input data into the internal address/data register. Address information is latched at the rising edge of $\overline{\text{WE}}$ if ALE is high. Input data is latched if ALE is low.

 $\begin{array}{l} \textbf{Chip Enable : } \overline{\textbf{CE}} \mbox{ The device goes into a low power standby mode during a read operation when } \overline{\textbf{CE}} \mbox{ goes high. The } \overline{\textbf{CE}} \mbox{ signal is ignored when the device is in a busy state (} R/\overline{B} \mbox{ = } L) \mbox{ such as during a program or erase operation and will not go into standby mode if a } \overline{\textbf{CE}} \mbox{ high signal is input. } \end{array}$

Write Enable : $\overline{\text{WE}}$ The $\overline{\text{WE}}$ signal is used to strobe data into the I/O port.


Read Enable: $\overline{\text{RE}}$ The $\overline{\text{RE}}$ signal strobes data output. Data is available t_{REA} after the falling edge of $\overline{\text{RE}}$. The internal column address counter is also incremented (Address + 1) with this falling edge.


I/O Port: I/O 1–8 The I/O 1–8 pins are used as the port for transferring address, command and input/output data information to or from the device.

Write Protect : \overline{WP} The \overline{WP} signal is used to protect the device from inadvertent programming or erasing. The internal voltage regulator is reset when \overline{WP} is low. This signal is usually used for protecting the data during the power on/off sequence when the input signals are invalid.


Ready/Busy: R/\overline{B} The R/\overline{B} output signal is used to indicate the operating condition of the device. The R/\overline{B} signal is in a busy state ($R/\overline{B} = L$) during the program, erase or read operations and will return to a ready state ($R/\overline{B} = H$) after completion. The output buffer of this signal is an open drain.

Output Da Output Loa	parison Level 2.2V/0.8V ta Comparison Level 2.0V/0.8V ad 1TTL & CL (100 pF)	2.0V/0.8V & C _L (100 pF)				
Symbol	Parameter	/ ±10%) Min	Мах	Unit	N	
t _{CLS}	CLE Setup Time	20	indx	ns		
t _{CLH}	CLE Hold Time	40		ns		
t _{CS}	CE Setup Time	20		ns		
t _{CH}	CE Hold Time	40		ns		
t _{WP}	Write Pulse Width	40		ns		
t _{ALS}	ALE Setup Time	20		ns		
t _{ALH}	ALE Hold Time	40		ns		
t _{DS}	Data Setup Time	30		ns		
t _{DH}	Data Hold Time	20		ns		
twc	Write Cycle Time	80		ns		
t _{WH}	WE High Hold Time	20		ns		
tww	WP High to WE Falling Edge	100		ns		
t _{RR}	Ready to RE Falling Edge	20		ns		
t _{RC}	Read Cycle Time	80		ns		
t _{REA}	RE Access Time (Serial Data Access)		45	ns		
t _{CEH}	CE High Time at the Last Address in Serial Read Cycle	250		ns		
tREAID	RE Access Time (ID Read)		90	ns		
t _{RHZ}	RE High to Output High Impedance	5	20	ns		
t _{CHZ}	CE High to Output High Impedance		30	ns		
t _{REH}	RE High Hold Time	20		ns		
t _{IR}	Output High Impedance to RE Rising Edge	0		ns		
t _{RSTO}	RE Access Time (Status Read)		45	ns		
tcsто	CE Access Time (Status Read)		55	ns		
t _{RHW}	RE High to WE Low	0		ns		
twhc	WE High to CE Low	50		ns		
twhR	WE High to RE Low	50		ns		
t _{AR1}	ALE Low to RE Low (Address Register Read, ID Read)	200		ns		
t _{CR}	CE Low to RE Low (Address Register Read, ID Read)	200		ns		
t _R	Memory Cell Array to Starting Address		25	μs		
t _{WB}	WE High to Busy		200	ns		
t _{AR2}	ALE Low to RE low (Read Cycle)	150		ns		
t _{RB}	RE Last Clock Rising Edge to Busy (At Sequential Read)		200	ns		
tCRY	\overline{CE} High to Ready (in case of interception by \overline{CE} at Read Mode)		100+ tr(R/B)	ns		
t _{RST}	Device Reset Time (Read/Program/Erase/Suspend)		10/20/1500/10	μs		





Operation Mode: Logic and Command Tables (Continued) TABLE III. Command Table (HEX Data) Acceptable Command Second Cycle **First Cycle During Busy** Sequential Data Input 80 www.datasheet4u.d Read Mode (1) 00 Read Mode (2) 50 FF Reset Yes 0 0 0 0 10 Auto Program 1/08 Auto Block Erase 60 D0 7 5 ٨ Suspend in Erasing B0 Yes D0 Resume Status Read 70 Yes ID Read 90



Once the device is set into Read mode by "00H" or "50H" command, additional Read commands are not needed for sequential page read operations. Table III shows the operation mode for Reads.


TABLE IV. Operation Mode for Read


	CLE	ALE	CE	WE	RE	I/O ₁ –I/O ₈	Power
Read Mode	L	L	L	н	L	Data Output	Active
Output Deselect	L	L	L	н	Н	High Impedance	Active
Standby	L	L	н	н	*	High Impedance	Standby

Device Operation

READ MODE (1)

The Read mode (1) is set by issuing a "00H" command to the command register. Refer to Figure 2 below for timing details and block diagram.





Device Operation (Continued)

STATUS READ

The NM29N16S/R automatically implements the execution and verification of the program and erase operations. The status read function is used to monitor the Ready/Busy status of the device, determines the pass/fail result of a program or erase operation, and determines if the device is in a suspend or protect mode. The device status is output through the I/O port using the $\overline{\text{RE}}$ clock after a "70H" command input. The resulting information is outlined in Table V.


www.datasheet4u.com


TABLE V. Status Output Table

	Status	0	utput
I/O 1	Pass/Fail	Pass: "0"	Fail : "1"
I/O 2	Not Used	"0"	
I/O 3	Not Used	"0"	
I/O 4	Not Used	"0"	
I/O 5	Not Used	"0"	
I/O 6	Suspend	Suspended: "1"	Not suspended: "0"
I/O 7 Ready/Busy		Ready: "1"	Busy: "0"
I/O 8	Write Protect	Protect: "0"	Not Protect: "I"

The Pass/Fail status in I/O 1 is only valid when the device is in the Ready state. The device will always indicate a Pass status while in the Busy state at Read mode.

Application example with multiple devices is shown in Figure 5 below.








Device Operation (Continued)


SUSPEND/RESUME


Because an erase operation can keep the device in a busy state for an extended period of time, the NM29N16 has the ability to suspend the erase operation to allow program or read operations to be performed on the device. The block diagram and command sequence on this operation are shown as below. (Refer to the detail timing chart).




























www.DataSheet4U.com


















Supplementary Device Operation (Continued)

(17) ERROR IN PROGRAM OR ERASE OPERATION (FAIL AT STATUS READ)

The device may fail during a program or erase operation due to exceeding write/erase cycle limits, for example. The following system architecture will enable high system reliability if a failure occurs:

Program


www.datasheetd ... When the error happens in Block A, try to reprogram the data into another Block B by loading from an external buffer. Then, prevent further system accesses to Block A (by creating a "bad block" table or other appropriate scheme).




Erase

When the error occurs after an erase operation, prevent future accesses to this bad block (again by creating or updating a table within the system or other appropriate scheme).







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.