PRELIMINARY

T-46-13-29

NMC27C256C 262,144-Bit (32k x 8) UV Erasable CMOS PROM (Very High Speed Version)

General Description

The NMC27C256C is a high-speed 256k, UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.

The NMC27C256C is designed to operate with a single +5V power supply with 10% tolerance.


The NMC27C256C is packaged in a 28-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.

This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability. A two transistor memory cell is used for speed enhancement.

Features

- Clocked sense amps and two transistor memory cell for fast access time down to 55 ns
- Low CMOS power consumption
 - Active power: 275 mW max
 - Standby power: 5.5 mW max
- Performance compatible to current high speed microprocessors
- Pin compatible with standard CMOS and NMOS EPROMS
- Single 5V power supply
- Fast and reliable programming (100 µs for most bytes)
- Static operation—no clocks required
- TTL. CMOS compatible inputs/outputs
- TRI-STATE® output
- Manufacturer's identification code for automatic programming control
- High current CMOS level output drivers

Block Diagram



Pin Names

Pin Name	Description
A0-A14	Addresses
CE	Chip Enable
ŌĒ	Output Enable
00-07	Outputs

TL/D/9692-1

www.DataSheet4LL.com

Connection Diagram

•	Ĺř	46-	13-	-29
---	----	-----	-----	-----

27C512 27512	27C128 27128	27C64 2764	27C32 2732	27C16 2716	D	NMC27C2 ual-In-Line			27C16 2716	27C32 2732	27C64 2764	27C128 27128	27C512 27512
A15	V_{PP}	V _{PP}			Ver	1	28	V _{CC}		-	Vcc	V _{CC}	Vcc
A12	A12	A12			A12	2	27	A14			PGM	PGM	A14
A 7	A7	A7 .	A7	A7	A7 —	3	26	— A13	Vcc	Vcc	NC	A13	A13
A6	A6	A6	A6	A6	A6 —	4	25	AS	A8	A8	A8	A8	A8
A5	A5	A5	A5	A5	A5	5	24	A9	A9	A9	A9	A9	A9
A4	A 4	A4	A4	A4	₩	6	23	A11	V _{PP}	A11	A11	A11	A11
АЗ	A3	АЗ	А3	А3	A3	7.	22	 ō€	ŌĒ	OE/V _{PP}	ŌĒ	ŌĒ	OE/V _P
A2	A2	A2	A2	A2	A2		21	— A10	A10	A10	A10	A10	A10
A1	A1	A1	A1	A1	A1 —	9,	28	— Œ	CE/PGM	CE	ĈĒ	CE	CE
A0	A0	A0	A0	A0	A0	10	19	O ₇	07	07	07	07	07
Ο ₀	Ο ₀	00	Ο ₀	00	0 ₄	11	18	O ₆	06	O ₆	06	06	06
01	01	01	01	01	01	12	17	— 0 ₅	05	05	O ₅	05	05
O ₂	O ₂	02	02	02	02 —	13	16	O4	04	04	O ₄	04	04
GND	GND	GND	GND	GND	GND	14	15	O ₃	03	О3	O ₃	03	O ₃

TL/D/9692-2

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C256CQ pins.

Order Number NMC27C256CQ See NS Package Number J28AQ

Commercial Temp Range (0°C to 70°C) $V_{CC} = 5V \pm 10\%$

Parameter/ Order Number	Access Time (ns)
NMC27C256CQ55	55
NMC27C256CQ70	70
NMC27C256CQ90	90

COMMERCIAL TEMPERATURE RANGE

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Temperature Under Bias

-10°C to +80°C

Storage Temperature

-65°C to +150°C

All Input Voltages except A9 with

Respect to Ground (Note 10)

+6.5V to -0.6V

All Output Voltages with

Respect to Ground (Note 10) V_{CC}+1.0V to GND-0.6V

V_{CC} Supply Voltage and A9

with Respect to Ground

+7.0V to -0.6V

T-46-13-29

ESD Rating

(Mil Spec 883C, Method 3015.2)

2000V

VPP Supply Voltage and A9 with Respect

to Ground During Programming +14.0V to -0.6V

Power Dissipation

1.0W 300°C

Lead Temperature (Soldering, 10 sec.)

Operating Conditions (Note 7)

Temperature Range

0°C to +70°C

V_{CC} Power Supply

+5V ±10%

READ OPERATION

DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
l _{Ll}	Input Load Current	V _{IN} = V _{CC} or GND		0.01	1	μΑ
ILO	Output Leakage Current	V _{OUT} = V _{CC} or GND, \overrightarrow{CE} = V _{IH}		0.01	1	μΑ
lpp	V _{PP} Load Current	$V_{PP} = V_{CC}$			10	μΑ
I _{CC1} (Note 9)	V _{CC} Current (Active) TTL Inputs	$\overline{CE} = V_{IL}$, f = 20 MHz Inputs = V_{IH} or V_{IL} , I/O = 0 mA		30	70	mA
I _{CC2} (Note 9)	V _{CC} Curr∈ (Active) CMOS Inputs	$\overline{\text{CE}} = \text{GND, f} = 20 \text{ MHz}$ Inputs = V_{CC} or GND, I/O = 0 mA		25	50	mA
ICCSB1	V _{CC} Current (Standby) TTL Inputs	<u>CE</u> = 2.40V		2	5	mA
ICCSB2	V _{CC} Current (Standby) CMOS Inputs	CE = V _{CC}		0.5	1.0	mA
V _{IL}	Input Low Voltage	(Note 10)	-0.2		0.8	V
V _{IH}	Input High Voltage		2.0		V _{CC} + 1	٧
V _{OL1}	Output Low Voltage	I _{OL} = 16 mA			0.40	V
V _{OH1}	Output High Voltage	$l_{OH} = -2.5 \text{ mA (Note 7)}$	3.5			٧
V _{OL2}	Output Low Voltage	$I_{OL} = 10 \mu\text{A}$			0.1	٧
V _{OH2}	Output High Voltage	$I_{OH} = -10 \mu\text{A} (\text{Note 7})$	V _{CC} - 0.1			٧

AC Electrical Characteristics

			NMC27C256C						
Symbol	Parameter	Conditions	Q55		Q	70	Q90		Units
			Min	Max	Min	Max	Min	Max	
tACC	Address to Output Delay	$\overline{CE} = V_{IL}, \overline{OE} = V_{IL}$		55		70		90	ns
t _{CE}	CE to Output Delay	OE = V _{IL}		55		70		90	ns
toE	OE to Output Delay	CE = V _{IL}		25		30		40	ns
t _{DF} (Note 2)	OE High to Output Float	CE = V _{IL}	0	25	0	30	o	40	ns
t _{CF} (Note 2)	CE High to Output Float	OE = V _{IL}	0	25	0	30	0	40	ns
tон	Output Hold from Addresses, CE or OE, Whichever Occurred First	CE = OE = V _{IL}	0		0		0		ns

Capacitance $T_A = +25^{\circ}C$, f = 1 MHz (Note 2)

Symbol	Parameter	Conditions	Тур	Max	Units
CIN	Input Capacitance	$V_{IN} = 0V$	6	12	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	9	12	рF

T-46-13-29

AC Test Conditions

Input Rise and Fall Times

≤5 ns

Input Pulse Levels

0V to 3.0V


Output Load is 97.6Ω between All Outputs and 2.01V.

 $C_1 = 30 pF (Note 8)$

Timing Measurement Reference Level


Inputs Outputs 0.8V and 2V

0.8V and 2V



TL/D/9692-3

AC Waveforms (Notes 6, 7, 9)



TI /D/9692-4

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3: OE may be to tACC - tOE after address change without impacting tACC.

Note 4: The tDF and tCF compare level is determined as follows:

High to TRI-STATE, the measured VOH1 (DC) - 0.10V;

Low to TRI-STATE, the measured V_{OL1} (DC) + 0.10V.

Note 5: TRI-STATE may be attained using OE or CE.

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between VCC and GND.


Note 7: The outputs must be restricted to V_{CC} + 1.0V to avoid latch-up and device damage.

Note 8: CL: 30 pF includes fixture capacitance.

Note 9: $V_{\mbox{\footnotesize{PP}}}$ may be connected to $V_{\mbox{\footnotesize{CC}}}$ except during programming.

Note 10: Inputs and outputs can undershoot -2.0V for a maximum of 20 ns.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
tas	Address Setup Time		1			μs
toes	OE Setup Time		11			μs
tos	Data Setup Time		1			μs
t _{VPS}	V _{PP} Setup Time		1			μs
t _{VCS}	V _{CC} Setup Time	·	1			μs
^t AH	Address Hold Time		0			μs
t _{DH}	Data Hold Time		1			μs
t _{DF}	Output Enable to Output Float Delay	(Notes 5, 6)	0		60	ns
t _{PW}	Program Pulse Width		95	100	105	μs
I _{PP}	V _{PP} Supply Current During Programming Pulse	CE = V _{IL} OE = V _{IH}			60	mA
lcc	V _{CC} Supply Current				60	mA
TA	Temperature Ambient		20	25	30	ပ္
V _{CC}	Power Supply Voltage		6.0	6.25	6.5	٧
V _{PP}	Programming Supply Voltage		12.5	12.75	13.0	>
t _{FR}	Input Rise, Fall Time		5			ns
V _{IL}	Input Low Voltage			0.0	0,45	٧
VIH	Input High Voltage		2.4	4.0		٧
tin	Input Timing Reference Voltage		0.8	1.5	2.0	٧
^t out	Output Timing Reference Voltage		0.8	1,5	2.0	٧
t _{VM1}	Data Valid from OE (Verify Mode 1)	V _{PP} = V _{PP} CE = V _{IH}			0.1	μs
t _{VM2}	Data Valid from CE (Verify Mode 2)	V _{PP} = V _{PP} OE = V _{IL}			0.1	μs




TL/D/9692-5

Note 1: National's standard product warranty applies only to devices programmed to the specifications described herein.

Note 2: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}. The NSC27C256CQ must not be inserted into or removed from a board with voltage applied to V_{PP} or V_{CC}.

Note 3: The maximum absolute allowable voltage which may be applied to the V_{PP} pin during programming is 14V. Care must be taken when switching the V_{PP} supply to prevent overshoot exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across V_{PP}, V_{CC} to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the Fast Programming Algorithm at typical power supply voltages and timings. The Min and Max limit parameters are design parameters, not tested or guaranteed.



TL/D/9692-6

Functional Description

DEVICE OPERATION

The modes of operation of the NMC27C256C are listed in Table I. It should be noted that all inputs for the modes may be at TTL levels. The power supplies required are V_{PP} and V_{CC} . The V_{CC} power supply must be at 6.25V during the programming modes and at 5V in the other modes. The V_{PP} pin must be at 12.75V in the programming and verify mode, and V_{CC} in the read mode.

READ MODE

The NMC27C256C has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least t_{ACC} – t_{OE} .

The sense amps are clocked for fast access time. $V_{\rm CC}$ should therefore be maintained at operating voltage during read and verify. If $V_{\rm CC}$ temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to ensure proper output data.

STANDBY MODE

The NMC27C256C has a standby mode which reduces the active power dissipation from 275 mW to 5.5 mW. The NMC27C256C is placed in the standby mode by applying a CMOS high signal to the $\overline{\text{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

OUTPUT OR-TYING

Because NMC27C256s are usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- a. The lowest possible memory power dissipation, and
- b. Complete assurance that output bus contention will not occur.

~ T-46-13-29

To most efficiently use these two control lines, it is recommended that \overline{CE} (Pin 20) be decoded and used as the primary device selecting function, while \overline{OE} (Pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

PROGRAMMING

CAUTION: Exceeding 14V on Pin 1 (Vpp) will damage the NMC27C256C. The NMC27C256C has a new memory cell which contributes greatly to its speed. The cell has two transistors which supply data to two data lines. When programmed either one or the other of the two transistors is programmed. When accessed the memory cell will discharge one of the two data lines, providing a differential voltage. This differential signal is then applied through pass devices to a true differential sense amplifier.

Initially, all memory cells are totally unprogrammed. In an unprogrammed state both transistors source the same current through the data lines and thus no differential is produced. Because of this, any attempt to read data in the read mode from an unprogrammed device will result in arbitrary outputs. To verify that a device is totally blank, the verify mode must be entered. In the verify mode each transistor of the memory cell is checked against a reference cell. By toggling $\overline{\text{CE}}$ both transistors in the cell are checked. For a totally unprogrammed device in the verify mode all outputs will be at a "1" state for $\overline{\text{CE}} = \text{V}_{\text{IH}}$ and at a "0" state for $\overline{\text{CE}} = \text{V}_{\text{II}}$.

The NMC27C256C is in the program mode when V_{PP} is raised to 12.75V and \overline{OE} is at V_{IH} . It is required that at least a 0.1 μ F capacitor be placed across V_{PP} , V_{CC} to ground to suppress spurious voltage transients which may damage the device. The data to be programmed are applied 8 bits in parallel to the data output pins. The levels required for the address, clock, and data inputs are TTL.

When the addresses, clocks, and data are stable, an active low, TTL program pulse is applied to the $\overline{\text{CE}}$ input. A program pulse must be applied to each address location that is to be programmed. A memory cell has been completely programmed when data from both verify modes matches input

TABLE I. Mode Selection

Mode	ns <u>CE</u> (20)	ŌE (22)	V _{PP} (1)	V _{CC} (28)	Outputs (11–13) (15–19)
Read	V _{IL}	VIL	5.0V	5.0V	D _{OUT}
Standby	VIH	Don't Care	5.0V	5.0V	Hi-Z
Output Disable	V _{IL}	V _{IH}	5.0	5.0	Hi-Z
Program	V _{IL}	V _{IH}	12.75V	6.25V	D _{IN}
Verify (Mode 1)	V _{IH}	V _{IL}	12.75V	6.25V	D _{OUT} V _{OH} if Blank)
Verify (Mode 2)	V _{IL}	V _{IL}	12.75V	6.25V	D _{OUT} V _{OL} if Blank)
Program Inhibit	V _{IH}	V _{IH}	12.75V	6.25V	Hi-Z

Functional Description (Continued)

data. The NMC27C256C is programmed with the fast programming algorithm shown in *Figure 1*. Each address is programmed with a series of 100 μs pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100 μs pulse. The NMC27C256C must not be programmed with a DC signal applied to the $\overline{\text{CE}}$ input.

Programming multiple NMC27C256C in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C256C may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\text{CE}}$ input (with $\overline{\text{OE}}$ high) programs the paralleled NMC27C256Cs.

PROGRAM INHIBIT

Programming multiple NMC27C256Cs in parallel with different data is also easily accomplished. Except for \overline{CE} all like inputs (including V_{PP} and \overline{OE}) of the paralleled NMC27C256Cs may be in common. A TTL low level applied to an NMC27C256C's \overline{CE} input (with the other control pins at the appropriate levels) will program that NMC27C256C while keeping the same pin high on the others inhibits programming.

PROGRAM VERIFY

A verify should be performed on the programmed bits to determine whether they were correctly programmed. A verify done in the read mode may not ensure that the bits have been programmed with adequate margins for reliable operation. To guarantee adequate margins the device should be verified in the verify mode. In this mode each transistor of the memory cell is checked against a reference cell. Verify mode is entered with Vpp at 12.75V and $\overline{\text{OE}}$ at V_{IL}. $\overline{\text{CE}}$ is at V_{IH} and the data read for verify Mode 1, and at V_{IL} for verify Mode 2. The data read in both modes must be the same as the expected data for a completely programmed cell.

MANUFACTURER'S IDENTIFICATION CODE

The NMC27C256C has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C256C is "8304", where "83" designates that it is made by National Semiconductor, and "04" designates it is a 256k part.

The code is accessed by applying 12V ± 0.5 V to address pin A9. Addresses A1-A8, A10-A13, $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are held at V_{IL}. Address A0 is held at V_{IL} for the manufacturer's code, and at V_{IH} for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at 25°C ± 5 °C.

The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C256C are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å-4000Å range. Opaque labels should be placed over the NMC27C256C's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

The recommended erasure procedure for the NMC27C256C is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15 Wsec/cm².

TABLE II. Manufacturer's Identification Code

Pins	A0 (10)	O7 (19)	O6 (18)	O5 (17)	O4 (16)	O3 (15)	O2 (13)	O1 (12)	O0 (11)	Hex Data
Manufacturer Code	V _{IL}	1	0	0	0	0	0	1	1	83
Device Code	V _{IH}	0	0	0	0	0	1	0	0	04

Functional Description (Continued)

The NMC27C256C should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C256C erasure time for various light intensities.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled as the erasure time increases by a factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

TABLE III. Minimum NMC27C256C Erasure Time

Light Intensity (μW/cm**2)	Erasure Time (Minutes)
15,000	20
10,000	25
5,000	50

SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of devices. The supply current, ICC, has two segments that are of interest to the system designerthe active current level and the transient current peaks that are produced by voltage transitions on the input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V_{CC} transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.