


## AMI5HG 0.5 micron CMOS Gate Array

### Description

NO3x is a family of 3-input gates which perform the logical NOR function.

| Logic Symbol  | Truth Table  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|---|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|  <p>The image shows two logic symbols. The top one is a 3-input NOR gate with inputs A, B, and C, and output Q. The bottom one is a 3-input NAND gate with inputs A, B, and C, and output Q.</p> | <table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>H</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> </tbody> </table> | A | B | C | Q | L | L | L | H | H | X | X | L | X | H | X | L | X | X | H | L |
| A   | B  | C | Q |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| L   | L  | L | H |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| H   | X  | X | L |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| X   | H  | X | L |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| X   | X  | H | L |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |

### HDL Syntax

Verilog ..... NO3x *inst\_name* (Q, A, B, C);

VHDL ..... *inst\_name*: NO3x port map (Q, A, B, C);

### Pin Loading

| Pin Name | Equivalent Loads |      |      |      |      |
|----------|------------------|------|------|------|------|
|          | NO31             | NO32 | NO33 | NO34 | NO36 |
| A        | 1.0              | 2.1  | 2.1  | 2.1  | 2.1  |
| B        | 1.0              | 2.1  | 2.1  | 2.1  | 2.1  |
| C        | 1.0              | 2.1  | 2.1  | 2.1  | 2.1  |

### Size And Power Characteristics

| Cell | Equivalent Gates | Power Characteristics <sup>a</sup>                  |                             |
|------|------------------|---|-----------------------------|
|      |                  | Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA) | EQL <sub>pd</sub> (Eq-load) |
| NO31 | 2.0              | TBD   | 1.9                         |
| NO32 | 3.0              | TBD   | 3.2                         |
| NO33 | 6.0              | TBD   | 8.7                         |
| NO34 | 7.0              | TBD   | 10.7                        |
| NO36 | 7.0              | TBD   | 13.3                        |

a. See page 2-15 for power equation.

## AMI5HG 0.5 micron CMOS Gate Array

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

|      |                            |                        |              |              |              |              |              |
|------|----------------------------|------------------------|--------------|--------------|--------------|--------------|--------------|
| NO31 | Number of Equivalent Loads |                        | 1            | 2            | 4            | 6            | 8 (max)      |
|      | From: Any Input<br>To: Q   | $t_{PLH}$<br>$t_{PHL}$ | 0.19<br>0.14 | 0.27<br>0.18 | 0.43<br>0.26 | 0.58<br>0.32 | 0.73<br>0.38 |
| NO32 | Number of Equivalent Loads |                        | 1            | 3            | 6            | 9            | 12 (max)     |
|      | From: Any Input<br>To: Q   | $t_{PLH}$<br>$t_{PHL}$ | 0.13<br>0.11 | 0.20<br>0.15 | 0.31<br>0.21 | 0.41<br>0.26 | 0.52<br>0.30 |
| NO33 | Number of Equivalent Loads |                        | 1            | 8            | 15           | 22           | 30 (max)     |
|      | From: Any Input<br>To: Q   | $t_{PLH}$<br>$t_{PHL}$ | 0.40<br>0.31 | 0.49<br>0.43 | 0.59<br>0.54 | 0.70<br>0.64 | 0.81<br>0.76 |
| NO34 | Number of Equivalent Loads |                        | 1            | 14           | 28           | 42           | 56 (max)     |
|      | From: Any Input<br>To: Q   | $t_{PLH}$<br>$t_{PHL}$ | 0.43<br>0.30 | 0.55<br>0.42 | 0.66<br>0.52 | 0.76<br>0.62 | 0.89<br>0.74 |
| NO36 | Number of Equivalent Loads |                        | 1            | 21           | 42           | 62           | 83 (max)     |
|      | From: Any Input<br>To: Q   | $t_{PLH}$<br>$t_{PHL}$ | 0.42<br>0.38 | 0.53<br>0.50 | 0.64<br>0.61 | 0.73<br>0.70 | 0.84<br>0.80 |

Delay will vary with input conditions. See page 2-17 for interconnect estimates.