

AMI5HG 0.5 micron CMOS Gate Array

Description

NO4x is a family of 4-input gates which perform the logical NOR function.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>H</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>H</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	A	B	C	D	Q	L	L	L	L	H	H	X	X	X	L	X	H	X	X	L	X	X	H	X	L	X	X	X	H	L
A	B	C	D	Q																											
L	L	L	L	H																											
H	X	X	X	L																											
X	H	X	X	L																											
X	X	H	X	L																											
X	X	X	H	L																											

Core Logic

HDL Syntax

Verilog NO4x *inst_name* (Q, A, B, C, D);

VHDL *inst_name*: NO4x port map (Q, A, B, C, D);

Pin Loading

Pin Name	Equivalent Loads				
	NO41	NO42	NO43	NO44	NO46
A	1.0	1.0	2.1	2.1	2.1
B	1.0	1.0	2.1	2.1	2.1
C	1.0	1.0	2.1	2.1	2.1
D	1.0	1.0	2.1	2.1	2.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I _{DD} (T _J = 85°C) (nA)	EQL _{pd} (Eq-load)
NO41	2.0	TBD	2.2
NO42	4.0	TBD	7.0
NO43	6.0	TBD	9.4
NO44	7.0	TBD	11.4
NO46	8.0	TBD	14.1

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	4	5	7 (max)
	NO41	From: Any Input	t_{PLH}	0.24	0.34	0.53	0.63
To: Q		t_{PHL}	0.16	0.19	0.26	0.29	0.36
NO42	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.40	0.50	0.62	0.77	0.90
NO42	To: Q	t_{PHL}	0.34	0.45	0.58	0.73	0.85
	NO43	Number of Equivalent Loads		1	8	15	22
From: Any Input		t_{PLH}	0.46	0.57	0.66	0.75	0.85
NO43	To: Q	t_{PHL}	0.32	0.45	0.56	0.66	0.77
	NO44	Number of Equivalent Loads		1	14	28	42
From: Any Input		t_{PLH}	0.52	0.63	0.75	0.86	0.97
NO44	To: Q	t_{PHL}	0.34	0.47	0.55	0.65	0.77
	NO46	Number of Equivalent Loads		1	21	42	62
From: Any Input		t_{PLH}	0.57	0.68	0.79	0.88	0.96
NO46	To: Q	t_{PHL}	0.37	0.49	0.60	0.69	0.79

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Core
Logic