


AMI5HG 0.5 micron CMOS Gate Array

Description

NO5x is a family of 5-input gates which perform the logical NOR function.

Logic Symbol	Truth Table																																										
 <p>The image shows two logic symbols for the NO5x gate. The top symbol is a NOR gate with five inputs labeled A, B, C, D, and E, and one output labeled Q. The bottom symbol is an AND gate with five inputs labeled A, B, C, D, and E, and one output labeled Q, with a small circle (inverter) at the output.</p>	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>E</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>H</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>H</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	A	B	C	D	E	Q	L	L	L	L	L	H	H	X	X	X	X	L	X	H	X	X	X	L	X	X	H	X	X	L	X	X	X	H	X	L	X	X	X	X	H	L
A	B	C	D	E	Q																																						
L	L	L	L	L	H																																						
H	X	X	X	X	L																																						
X	H	X	X	X	L																																						
X	X	H	X	X	L																																						
X	X	X	H	X	L																																						
X	X	X	X	H	L																																						

Core Logic

HDL Syntax

Verilog NO5x *inst_name* (Q, A, B, C, D, E);

VHDL *inst_name*: NO5x port map (Q, A, B, C, D, E);

Pin Loading

Pin Name	Equivalent Loads				
	NO51	NO52	NO53	NO54	NO56
A	1.0	1.0	2.1	2.1	2.1
B	1.0	1.0	2.1	2.1	2.1
C	1.0	1.0	2.1	2.1	2.1
D	1.0	1.0	2.1	2.1	2.1
E	1.0	1.0	2.1	2.1	2.1

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static IDD (TJ = 85°C) (nA)	EQLpd (Eq-load)
NO51	3.0	TBD	3.2
NO52	4.0	TBD	7.6
NO53	8.0	TBD	10.7
NO54	10.0	TBD	18.1
NO56	12.0	TBD	17.9

a. See page 2-15 for power equation.

AMI5HG 0.5 micron CMOS Gate Array

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process

	Number of Equivalent Loads		1	2	3	4	6 (max)
	N051	From: Any Input	t_{PLH}	0.22	0.33	0.43	0.54
To: Q		t_{PHL}	0.15	0.18	0.22	0.25	0.31
N052	Number of Equivalent Loads		1	4	8	13	17 (max)
	From: Any Input	t_{PLH}	0.40	0.51	0.63	0.78	0.89
N053	To: Q	t_{PHL}	0.34	0.44	0.57	0.73	0.85
	Number of Equivalent Loads		1	8	15	22	30 (max)
N054	From: Any Input	t_{PLH}	0.42	0.55	0.65	0.75	0.85
	To: Q	t_{PHL}	0.34	0.47	0.58	0.69	0.80
N054	Number of Equivalent Loads		1	14	28	42	56 (max)
	From: Any Input	t_{PLH}	0.46	0.58	0.68	0.76	0.84
N056	To: Q	t_{PHL}	0.36	0.50	0.61	0.70	0.79
	Number of Equivalent Loads		1	21	42	62	83 (max)
N056	From: Any Input	t_{PLH}	0.51	0.62	0.71	0.81	0.92
	To: Q	t_{PHL}	0.34	0.52	0.65	0.75	0.83

Delay will vary with input conditions. See page 2-17 for interconnect estimates.

Core
Logic